Description: verilog实现ALU的源代码,并提供了一个详细的测试平台!-achieve ALU Verilog source code, and provide a detailed test platform! Platform: |
Size: 1024 |
Author:飞扬 |
Hits:
Description: It is a first time code being developed to designers who want to get your DDR2 SDRAM on-board in Spartan 3AN Starter Kit - Diligent fully working.-It is a first time code being developed to designers who want to get your DDR2 SDRAM on-board in Spartan 3AN Starter Kit- Diligent fully working. Platform: |
Size: 1488896 |
Author:under |
Hits:
Description: Pong is a mixed schematic, VHDL, Verilog project featuring the PS2 and VGA monitor connections of
the Xilinx\Digilent Spartan-3 demo board. Platform: |
Size: 74752 |
Author:wangfeng |
Hits:
Description: The program is written in verilog to accomplish functions of a stopwatch. It can be implemented in Xilinx FPGA spartan 3 board. Platform: |
Size: 2048 |
Author:flyingwings |
Hits:
Description: My project is on Direct Digital Synthesiser using Verilog HDL.This project is doing by me on july 2009 in summer training at NIT Kurukshetra, India.
This DDS system generate the square wave, Triangular wave,Sine wave and saw wave with different frequency. We can change the frequency using frequency selector input. Please accept this project. We use the SPARTAN 3E 500 device to implement it. Platform: |
Size: 437248 |
Author:Raju Kumar |
Hits:
Description: The code is used to interface PC monitor with Spartan 3E for the display. if you run the program on spartan 3 you would be able to see different test pattern on the monitor screen Platform: |
Size: 626688 |
Author:asit |
Hits:
Description: 这是xilinx应用指南xapp454的中文版本。本应用指南说明与 Micron DDR2 SDRAM 器件连接时,Spartan™ -3 器件中 DDR2 SDRAM 存储器接口的实现。本文档先简单介绍了 DDR2 SDRAM 器件的特性,然后对 DDR2 SDRAM 存储器接口的实现进行了详细说明。-This is the xilinx application note xapp454 the Chinese version. This application note and the Micron DDR2 SDRAM device is connected, Spartan ™ -3 devices DDR2 SDRAM memory interface implementation. This document briefly describes the DDR2 SDRAM device features, and then the realization of DDR2 SDRAM memory interface is described in detail. Platform: |
Size: 217088 |
Author:陈阳 |
Hits:
Description: This program seperates MSB and LSB of a two digit number in verilog and implemented on SPARTAN 3E. Platform: |
Size: 284672 |
Author:kal |
Hits:
Description: Spartan-3E实验板,基于Verilog实现旋转按钮控制八个LED灯移动方向。- a program by verilog that can control the leds in the spartan-3e lights direction by the rotary button on it. Platform: |
Size: 299008 |
Author:陈海凯 |
Hits:
Description: Xilinx Spartan-3E实验板上基于verilog控制lcd屏幕A到Z反复轮转显示。-Xilinx Spartan-3E verilog based test control board lcd screen A to Z repeated rotary display. Platform: |
Size: 999424 |
Author:陈海凯 |
Hits:
Description: 备注:使用的是VeriLog HDL语言
软件环境xilinx ISE 10.1,硬件:高教仪EXCD-1FPGA电路板。FPGA信号:spartan-3e .
功能编写硬件描述性语言实现FPGA对板上外设SRAM IS61WV51216BLL的读写,通过串口发送到上位机上,使用串口助手显示读取的数据。-Note: Use the VeriLog HDL language software environment xilinx ISE 10.1, hardware: Higher Miriam EXCD-1FPGA circuit boards. FPGA Signal: spartan-3e. Write functional hardware description language implementation of on-board peripherals SRAM IS61WV51216BLL FPGA to read and write, sent to the host computer through the serial port, use the serial Assistant displays the data read. Platform: |
Size: 5120 |
Author:李钿 |
Hits:
Description: SPARTAN 3E 开发板驱动程序 Verilog源码 对于数字电路设计是很好的参考资料-SPARTAN 3E development board driver for digital circuit design, Verilog source code is a good reference Platform: |
Size: 2048 |
Author:wang |
Hits:
Description: 基于spartan 3e 的IFFT算法verilog HDL程序-Based on the verilog 3e Spartan IFFT algorithm of HDL program Platform: |
Size: 437248 |
Author:caizhixiang |
Hits: