Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Vga Download
 Description: The code is used to interface PC monitor with Spartan 3E for the display. if you run the program on spartan 3 you would be able to see different test pattern on the monitor screen
 Downloaders recently: [More information of uploader asit.sdas]
File list (Check if you may need any files):
Vga
...\Project
...\.......\netgen
...\.......\......\synthesis
...\.......\......\.........\vga1_synthesis.nlf
...\.......\......\.........\vga1_synthesis.v
...\.......\templates
...\.......\transcript
...\.......\vga.bgn
...\.......\vga.bit
...\.......\vga.bld
...\.......\vga.cel
...\.......\vga.cmd_log
...\.......\vga.drc
...\.......\Vga.ise
...\.......\Vga.ise_ISE_Backup
...\.......\vga.lfp
...\.......\vga.lso
...\.......\vga.ncd
...\.......\vga.ngc
...\.......\vga.ngd
...\.......\vga.ngr
...\.......\Vga.ntrc_log
...\.......\vga.pad
...\.......\vga.par
...\.......\vga.prj
...\.......\vga.stx
...\.......\vga.syr
...\.......\vga.twr
...\.......\vga.twx
...\.......\vga.unroutes
...\.......\vga.ut
...\.......\vga.v
...\.......\vga.xpi
...\.......\vga.xst
...\.......\vga1.bld
...\.......\vga1.cel
...\.......\vga1.cmd_log
...\.......\vga1.lfp
...\.......\vga1.lso
...\.......\vga1.ngc
...\.......\vga1.ngd
...\.......\vga1.ngr
...\.......\vga1.prj
...\.......\vga1.stx
...\.......\vga1.syr
...\.......\vga1.ucf
...\.......\vga1.xst
...\.......\vga1_map.mrp
...\.......\vga1_map.ngm
...\.......\vga1_summary.html
...\.......\vga1_vhdl.prj
...\.......\vga_guide.ncd
...\.......\Vga_ise9migration.zip
...\.......\vga_last_par.ncd
...\.......\vga_map.map
...\.......\vga_map.mrp
...\.......\vga_pad.csv
...\.......\vga_pad.txt
...\.......\vga_prev_built.ngd
...\.......\vga_summary.html
...\.......\vga_summary.xml
...\.......\vga_usage.xml
...\.......\vga_vhdl.prj
...\.......\xst
...\.......\...\dump.xst
...\.......\...\........\vga.prj
...\.......\...\........\.......\ngx
...\.......\...\........\.......\...\notopt
...\.......\...\........\.......\...\opt
...\.......\...\........\.......\ntrc.scr
...\.......\...\projnav.tmp
...\.......\...\work
...\.......\...\....\hdllib.ref
...\.......\...\....\vlg6A
...\.......\...\....\.....\vga.bin
...\.......\_ngo
...\.......\....\netlist.lst
...\.......\_pace.ucf
...\.......\_xmsgs
...\.......\......\bitgen.xmsgs
...\.......\......\map.xmsgs
...\.......\......\netgen.xmsgs
...\.......\......\ngdbuild.xmsgs
...\.......\......\par.xmsgs
...\.......\......\trce.xmsgs
...\.......\......\xst.xmsgs
...\.......\__ISE_repository_Vga.ise_.lock
...\Source code
...\...........\vga.v
...\...........\vga1.ucf
    

CodeBus www.codebus.net