Welcome![Sign In][Sign Up]
Location:
Search - HDB3 VHDL

Search list

[VHDL-FPGA-Veriloghdb3 decoder

Description: 我上期做的VHDL设计方案,用于在FPGA或CPLD中实现HDB3的编码-I do view on the VHDL design options for the CPLD or FPGA to achieve HDB3 code
Platform: | Size: 119808 | Author: 王薇 | Hits:

[AlgorithmHDB3

Description: 源于老师的作业,实现将01代码转化成HDB3码,另外还有用VHDL语言编的,不过我这没有-teachers from the operations, achieving 01 HDB3 code into the code, as well as using VHDL series, but I am not
Platform: | Size: 38912 | Author: 王原 | Hits:

[EditBoxenc

Description: HDB3编码器 使用VHDL编制 对于基带传输很有用的程序-HDB3 encoder using VHDL preparation for baseband transmission useful procedure
Platform: | Size: 1024 | Author: ls | Hits:

[VHDL-FPGA-Veriloghdb3_VHDL

Description: hdb3 using language VHDL-Indoor using VHDL language
Platform: | Size: 54272 | Author: 王锋 | Hits:

[Communicationhdb300

Description: HDB3编码解码系统,我自己做的。 HDB3编码解码系统,我自己做的。-HDB3 codec system, I do for myself. HDB3 codec system, I do for myself.
Platform: | Size: 2048 | Author: | Hits:

[MiddleWareHDB3byVHDL

Description: 基于VHDL语言的HDB3码编译码器的设计 HDB3 码的全称是三阶高密度双极性码,它是数字基带传输中的一种重要码型,具有频谱中无直流分量、能量集中、提取位同步信息方便等优点。HDB3 码是在AMI码(极性交替转换码)的基础上发展起来的,解决了AMI码在连0码过多时同步提取困难的问题-Based on the VHDL language code HDB3 codecs design HDB3 code name is the third-order high-density bipolar code, it is the digital base-band transmission an important pattern, with no DC component spectrum, energy concentration, extraction bit synchronization information, such as the advantages of convenience. HDB3 code is in the AMI code (alternating polarity conversion code) developed on the basis of resolving the AMI code 0 yards too much even when difficult issues simultaneously extract
Platform: | Size: 257024 | Author: liangtao | Hits:

[OtherVHDlhdb3

Description: VHDL _HDB3编译码,基于MAXPLUS平台,有完整的仿真波形.-VHDL _HDB3 codec, based on the MAXPLUS platform, a complete simulation waveform.
Platform: | Size: 461824 | Author: 廖本友 | Hits:

[VHDL-FPGA-Veriloghdb3

Description: hDB3的编解码模块 是在maxplusII 下验证过的 并且下到片子中都正确 -HDB3 codec module is tested under maxplusII and down to the film are correct
Platform: | Size: 3072 | Author: duan | Hits:

[Otherhdb3_proc

Description: HDB3编解码,含时钟提取,极高的效率和可靠性,VHDL。-HDB3 coding and decoding, including clock extraction, high efficiency and reliability, VHDL.
Platform: | Size: 4096 | Author: BrivaMa | Hits:

[ELanguagehdb3

Description: 在VHDL平台上实现HDB3编码的源程序已调试完-In VHDL realize HDB3 encoding platform has been the source debugging End
Platform: | Size: 1024 | Author: 王晓鹏 | Hits:

[VHDL-FPGA-Veriloghdb3

Description: HDB3码的VHDL实现 共三个模块:插入V、插入B以及单双极性变换-VHDL code HDB3 realize a total of three modules: Insert V, insert B, as well as single-and double-polar transform
Platform: | Size: 1024 | Author: Xingzhi | Hits:

[matlabHDB3

Description: HDB3码的编码,图形,功率谱密度。用于通信原理教学等-Code HDB3 coding, graphics, power spectral density. Communication Theory for teaching
Platform: | Size: 1024 | Author: 连自锋 | Hits:

[VHDL-FPGA-Veriloghdb3

Description: vhdl语言实现的hdb3编解码的功能,已完成调试。-vhdl
Platform: | Size: 1024 | Author: 王英超 | Hits:

[Software EngineeringHDB3

Description: 实现HDB3编码,使用VHDL语言,-1用01表示,1用10表示,0用00表示。-The realization of HDB3 encoding, the use of VHDL language, 01 indicated by-1, 1, 10, said that the 0 with 00.
Platform: | Size: 273408 | Author: zhangzhen | Hits:

[ELanguagehdb3

Description: 基于vhdl的hdb3编译码器的设计与实现-hdb3
Platform: | Size: 236544 | Author: fdfilkj | Hits:

[VHDL-FPGA-VerilogHDB3

Description: VHDL语言编写的HDB3码的编译码模块-VHDL language code HDB3 codec module
Platform: | Size: 439296 | Author: 容蓉 | Hits:

[VHDL-FPGA-VerilogHDB3_coder

Description: 实现了将64K低速NRZ码复接成2.048M高速HDB3码及其解复接过程,同时还用同步状态机剔除假同步和假失步的状态 -Achieved the 64K low-speed NRZ code 2.048M into high-speed multiplexing and demultiplexing HDB3 code then the process also removed using false synchronous state machine synchronization and false out-of-step state
Platform: | Size: 3148800 | Author: 陈涛 | Hits:

[VHDL-FPGA-Veriloghdb3

Description:
Platform: | Size: 153600 | Author: wxc | Hits:

[VHDL-FPGA-VerilogHDB3

Description: HDB3编码器与译码 HDB3编码器与译码-HDB3 encoder and decoder
Platform: | Size: 266240 | Author: 一天 | Hits:

[VHDL-FPGA-VerilogHDB3

Description: HDB3编解码过程,本代码用vhdl语言书写,重现了HDB3编解码的详细过程。相信对广大写硬件语言的朋友有好处-HDB3 code and decode
Platform: | Size: 1024 | Author: yuandingbo | Hits:
« 12 3 4 »

CodeBus www.codebus.net