Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - FIFO

Search list

[Embeded Linux] FIFO

Description: 基于ARM实现FIFO通讯协议，可移植性好，调试通过-ARM-based communication protocol to achieve FIFO, portability, debugging through
Platform: | Size: 327680 | Author: cyl | Hits:

[VHDL-FPGA-Verilog] Synchronous-FIFO

Description: FIFO是英文FIRST-IN-FIRST-OUT的缩写，是一种先进先出的数据缓存器，它与普通存储器的区别是没有外部读写地址线，这样使用起来非常方便，但是缺点是只能顺序读写数据，其数据地址由内部读写指针自动加1完成 FIFO的主要功能是基于对双口RAM的读写控制来完成的，根据双口RAM的数据存储状况产生空满信号。双口RAM指的就是能同时对RAM进行读写操作的RAM存储器 -FIFO is an abbreviation of the English FIRST-IN-FIRST-OUT, which is a FIFO data buffer, it is the difference between ordinary memory is no external write address lines, so very convenient to use, but the drawback is that only the order read and write data, the data read by the internal address pointer is automatically incremented by 1 to complete the FIFO main function is based on the dual-port RAM read and write control to complete, resulting in empty status full signal based on data stored in the dual-port RAM. Refers to the dual-port RAM can simultaneously read and write RAM RAM memory
Platform: | Size: 4096 | Author: 刘东辉 | Hits:

[VHDL-FPGA-Verilog] FIFO

Description: Designed Fifo 16bit Designed Fifo 16bit Designed Fifo 16bit-Designed Fifo 16bit Designed Fifo 16bit Designed Fifo 16bit Designed Fifo 16bit
Platform: | Size: 3569664 | Author: Huu Duc | Hits:

[VHDL-FPGA-Verilog] fifo

Description: 同步fifo，可以进行读写操作，使用rom ip核进行存储数据，可以作为参考。-Synchronous fifo, read and write operations can be performed using the rom ip core for storing data can be used as a reference.
Platform: | Size: 2048 | Author: 张雯雯 | Hits:

[OS Develop] FIFO

Description: 设计程序模拟FIFO页面置换算法的工作过程。假设内存中分配给每个进程的最小物理块数为m，在进程运行过程中要访问的页面个数为n，页面访问序列为P1, … ,Pn，分别利用不同的页面置换算法调度进程的页面访问序列，给出页面访问序列的置换过程，并计算每种算法缺页次数和缺页率。-The design process of the analog FIFO page replacement algorithm work process. Suppose the minimum number of physical blocks allocated to each process in memory is m, the page number in the process during operation to access to n, page views sequence P1, ..., Pn, each with different page replacement algorithm scheduling process page access sequence permutation process given page access sequences, and each algorithm calculated the number of missing pages and page rate.
Platform: | Size: 27648 | Author: 江啸澜 | Hits:

[VHDL-FPGA-Verilog] fifo

Description: 异步FIFO的实现，很经典的三段式状态机的写法。-The realization of the asynchronous FIFO, very classic three-step writing state machine.
Platform: | Size: 1024 | Author: 孙金傲 | Hits:

[VHDL-FPGA-Verilog] fifo

Description: 本程序实现简单的fifo传输，并没有加其他的功能，试用芯片xilinx，verilog语言编写-The program implements a simple fifo transmission, and no other added features, try chip xilinx, verilog language
Platform: | Size: 3777536 | Author: liyi | Hits:

[VHDL-FPGA-Verilog] FIFO

Description: FPGA TI DSP的EMIF接口的地址总线问题-FPGA FIFO
Platform: | Size: 2849792 | Author: liuky | Hits:

[VHDL-FPGA-Verilog] fifo

Description: 使用Verilog实现异步fifo的功能-Use Verilog implementation of asynchronous fifo functionality
Platform: | Size: 1205248 | Author: Amy_nmw | Hits:

[VHDL-FPGA-Verilog] FIFO

Description: 同步时钟FIFO已经在FPGA及modelsim中充分验证-Synchronous FIFO has been fully validated
Platform: | Size: 135168 | Author: seer | Hits:

[SCM] FIFO

Description: 环形FIFO, 用于51单片机, 全指针实现, 效率很高-Ring FIFO, for 51 single-chip, all-pointers, high efficiency
Platform: | Size: 4096 | Author: 孙和庆 | Hits:

[Software Engineering] FIFO

Description: fifo程序代码，程序编写，测试仿真图形，方便，比较实用-fifo code, programming, testing, simulation graphics, convenient and more practical
Platform: | Size: 2048 | Author: 黎明 | Hits:

[SCM] FIFO-for-rs232-and-rs485

Description: 用stm32写的一个例子，用到了232和485通讯，模拟了一个fifo,可以直接使用，希望有用-Use stm32 write an example, use 232 and 485, simulates a fifo, can be used directly, the hope that useful
Platform: | Size: 320512 | Author: 张晶洵 | Hits:

[MPI] FIFO

Description: FIFO读写操作，quartusII VHDL IP FPGA-FIFO VHDL IP FPGA
Platform: | Size: 100352 | Author: eclipseds5 | Hits:

[GUI Develop] FIFO

Description: 1.登录的账号：yangmingyuan 登录的密码：123456 2.物理块数由用户自己输入大小可以随意选定。 3. 在输入请求的页面时候，请依次输入页面号并且页面号之间要用空格隔开，最后不要有空格等其他非数字字符结束。 4.然后单击输入按钮将页面号输入，弹出确定的对话框单击确定，最后单 击开始FIFO按钮开始执行调页算法。在调页过程框中观察具体的调页顺序及调页过程，并且可以观察到缺页数和缺页率的大小。 5.最后单击退出按钮退出该系统。-1. Log in Username: Password yangmingyuan login: 123456 2. physical block number of the user input size can be freely selected. 3. On the page when the input request, please enter the page number and to use successively separated by a space between page numbers, and finally do not have an end other non-numeric character spaces and the like. 4. Then click the Enter button to enter the page number, the pop-up dialog box, click OK OK, and finally click the Start button to begin FIFO paging algorithm. Observation of specific paging and paging process in order paging procedure box, and can be observed that the size and number of pages missing page fault rates. 5. Finally, click the Exit button to exit the system.
Platform: | Size: 2372608 | Author: yangmingyuan | Hits:

[Driver Develop] fifo

Description: 使用外部fifo，CY7C68013A USB芯片-readme.txt for FX2_to_extsyncFIFO GPIF FIFO Transactions Auto mode see GPIF Primer section on design examples for operating instructions and details
Platform: | Size: 804864 | Author: 许晨瑞 | Hits:

[Software Engineering] FIFO-Verification-Environment-_-Ayutam-Solutions_

Description: this the verification environment for fifo using uvm-this is the verification environment for fifo using uvm
Platform: | Size: 1676288 | Author: mgokul177 | Hits:

[VHDL-FPGA-Verilog] fifo

Description: 关于FIFO的verilog源代码,可以很快的对FIFO做简单的了解-Verilog on the FIFO source code, you can quickly do a simple understanding of FIFO
Platform: | Size: 237568 | Author: zx | Hits:

[VHDL-FPGA-Verilog] FIFO

Description: 用verilog语言编写的FIFO文件，这是一种传统的按序执行方法，先进入的指令先完成并引退，跟着才执行第二条指令，希望能够帮助读者-With verilog language FIFO file, which is a traditional sequential execution method, first enter the command to finish and retire, followed by only the second instruction execution, hoping to help readers
Platform: | Size: 2048 | Author: huawei | Hits:

[VHDL-FPGA-Verilog] fifo

Description: 异步FIFO的verilog实现，可以参考一下-Verilog asynchronous FIFO implementation, you can refer to
Platform: | Size: 51200 | Author: kobe | Hits:
« 1 2 ... 44 45 46 47 48 4950 »

CodeBus www.codebus.net