Welcome![Sign In][Sign Up]
Location:
Search - CPU

Search list

[Windows DevelopCPU

Description: CPU占用率正弦波形的实现,用C++代码,该程序短小精悍啊-CPU occupancy rate of the real sinusoidal waveform
Platform: | Size: 1024 | Author: baizhennan | Hits:

[Windows Developcpu

Description: 获取CPU硬件序列号,生成唯一的机器码。-Get CPU hardware serial number, generate a unique machine code.
Platform: | Size: 15360 | Author: cheng | Hits:

[Othercpu

Description: 简单CPU 能处理10条简单CPU指令 不包括IO指令-Simple CPU can process 10 a simple CPU instructions do not include IO commands
Platform: | Size: 1024 | Author: 谭国强 | Hits:

[VHDL-FPGA-Verilogcpu

Description: verilog编写的简单的CPU,用于参考,已经过仿真-verilog prepared by a simple CPU, for reference, has been simulation
Platform: | Size: 4096 | Author: 于水洋 | Hits:

[OtherCPU

Description: verilog 实现的CPU,用Modelsim SE 6.2b 创建的工程,包含测试文件。- CPU of verilog implementation
Platform: | Size: 72704 | Author: DHC | Hits:

[matlabcpu

Description: 用全加器设计8位运算器逻辑电路图 2、根据逻辑电路用 VHDL编程实现 3、调试编译通过后,仿真 -this file can help you learn the design of cpu
Platform: | Size: 247808 | Author: linxiaoxuan | Hits:

[VHDL-FPGA-VerilogCPU

Description: verilog编写CPU: 1. 哈佛存储器结构,大端格式; 2. 类MIPS精简指令集,支持子程序调用和软中断; 3. 实现了乘除法; 4. 五级流水线,工作频率可达80MHz(每个时钟周期一条指令,不计流水线冲突)。 -MIPS like CPU using verilog
Platform: | Size: 17408 | Author: yk | Hits:

[Delphi VCLcpu

Description: delphi通过动态链接库获取cpu序列号。-delphi dynamic link library for cpu serial number.
Platform: | Size: 433152 | Author: why | Hits:

[OS programcpu

Description: 代码查看cpu利用率,c++实现,希望对大家有用-please look it yourself,i konw a little english
Platform: | Size: 1927168 | Author: 白朔 | Hits:

[OS programCpu

Description: vb实现的获取本机cpu的各项信息,有菜单显示-vb to achieve access to the information on this machine cpu, there are menu display
Platform: | Size: 8192 | Author: 5381234 | Hits:

[OS programcpu

Description: 动态的改变windows任务管理器的cpu的占用率,算法是改变cpu工作和sleep的时间比例-Dynamic changes in windows task manager cpu occupancy rate, the algorithm is to change the cpu time for the proportion of work and sleep
Platform: | Size: 1024 | Author: 聪林 | Hits:

[VHDL-FPGA-VerilogCPU

Description: 用VHDL编的简易16位和8位CPU,可完成加减乘法移位等功能,拥有源码和设计文档,资料齐全-Compiled with VHDL simple 16-bit and 8-bit CPU, to be completed by addition and subtraction multiplication shift functions, with source code and design documents, data and complete
Platform: | Size: 1489920 | Author: 雄鹰 | Hits:

[ARM-PowerPC-ColdFire-MIPScpu

Description: 基于十二条简单汇编指令构成的一个cpu 采用vhdl语言编写 内附源代码 工具sylinx-Based on 12 simple assembly instructions consisting of a cpu using vhdl language source code tool sylinx included
Platform: | Size: 695296 | Author: 张伟 | Hits:

[VHDL-FPGA-Verilogcpu

Description: 设计以及基本的CPU,至少包括四个基本单元,控制单元,内部寄存器,ALU和指令集-The purpose of this project is to design a simple CPU (Central Processing Unit). This CPU has basic instruction set, and we will utilize its instruction set to generate a very simple program to verify its performance. For simplicity, we will only consider the relationship among the CPU, registers, memory and instruction set. That is to say we only need consider the following items: Read/Write Registers, Read/Write Memory and Execute the instructions. At least four parts constitute a simple CPU: the control unit, the internal registers, the ALU and instruction set, which are the main aspects of our project design and will be studied.
Platform: | Size: 2196480 | Author: mollyma | Hits:

[OS programcpu

Description: cpu卡操作底层源程序,基于PIC16F914单片机,汇编编写-cup card procedures, compilation
Platform: | Size: 7168 | Author: 刘博 | Hits:

[VHDL-FPGA-VerilogCPU

Description: 八位简单risc cpu 设计的源代码,VHDL语言写的-8 Simple risc cpu design source code, VHDL language written
Platform: | Size: 215040 | Author: yishi | Hits:

[Embeded-SCM DevelopCPU

Description: 利用VHDL语言 开发设计一个小型CPU -Development and design using VHDL, a small CPU
Platform: | Size: 201728 | Author: 隐士 | Hits:

[VHDL-FPGA-VerilogCPU

Description: 32位5级流水线CPU设计指令系统、指令格式、寻址方式、寄存器结构、数据表示方式、存储器系统、运算器、控制器和流水线结构等-32bit pipeline CPU
Platform: | Size: 187392 | Author: znl | Hits:

[VHDL-FPGA-VerilogCPU

Description: 包含CPU每部分器件的编写,通过改写RAM内容,可实现CPU简单运算的仿真-Some devices include the preparation of each CPU, RAM by rewriting the content, enabling easy operation simulation CPU
Platform: | Size: 2151424 | Author: Sophie | Hits:

[VHDL-FPGA-VerilogCPU

Description: Cpu with 8 bits in VHDL verilog Code
Platform: | Size: 2048 | Author: guilherme | Hits:
« 1 2 3 4 5 6 78 9 10 11 12 ... 50 »

CodeBus www.codebus.net