Search - multiplier

Search - multiplier - List

[Industry research] BoothMultiplier DL : 0: A Scalable Counterflow-Pipelined Asynchronous Radix-4 Booth Multiplier
Date : 2025-12-16 Size : 289kb User : photo26
[Industry research] ADSP-21262 DL : 0: High performance 32-bit/40-bit floating-point processor Code compatibility—at assembly level, uses the same instruction set as other SHARC DSPs Single-instruction multiple-data (SIMD) computational architecture— two 32-bit IEEE floating-point/32-bit fixed-point/ 40-bit extended precision floating-point computational units, each with a multiplier, ALU, shifter, and register file High bandwidth I/O—a parallel port, an SPI® port, six serial ports, a digital applications interface (DAI), and JTAG DAI incorporates two precision clock generators (PCGs), an input data port (IDP) that includes a parallel data acquisition port (PDAP), and three programmable timers, all under software control by the signal routing unit (SRU)-High performance 32-bit/40-bit floating-point processor Code compatibility—at assembly level, uses the same instruction set as other SHARC DSPs Single-instruction multiple-data (SIMD) computational architecture— two 32-bit IEEE floating-point/32-bit fixed-point/ 40-bit extended precision floating-point computational units, each with a multiplier, ALU, shifter, and register file High bandwidth I/O—a parallel port, an SPI® port, six serial ports, a digital applications interface (DAI), and JTAG DAI incorporates two precision clock generators (PCGs), an input data port (IDP) that includes a parallel data acquisition port (PDAP), and three programmable timers, all under software control by the signal routing unit (SRU)
Date : 2025-12-16 Size : 496kb User : ak
[Industry research] Vhdl-Implementation-of--Fast-32x32-Multiplier-Bas DL : 0: The Vedic mathematics is quite different from conventional method of multiplication like adder and shifter. This mathematics is mainly based on sixteen principles. The multiplier (referred henceforth as Vedic multiplier) architecture based on the URDHVA TIRYAKBHYAM (Vertically and cross wise) sutra is presented. The existing method is 16*16 bit multiplication in relatively less speed. The proposed method is 32*32 bit multiplication in terms of relatively high speed, low power, less area and less delay. This will help in designing multiplier in VHDL, as its give effective utilization of structural method of modelling. This also gives chances for modular design where smaller block can be used to design the bigger one.-The Vedic mathematics is quite different from conventional method of multiplication like adder and shifter. This mathematics is mainly based on sixteen principles. The multiplier (referred henceforth as Vedic multiplier) architecture based on the URDHVA TIRYAKBHYAM (Vertically and cross wise) sutra is presented. The existing method is 16*16 bit multiplication in relatively less speed. The proposed method is 32*32 bit multiplication in terms of relatively high speed, low power, less area and less delay. This will help in designing multiplier in VHDL, as its give effective utilization of structural method of modelling. This also gives chances for modular design where smaller block can be used to design the bigger one.
Date : 2025-12-16 Size : 168kb User : farbosein
[Industry research] Test_multiplier DL : 0: this is fast complex multiplier in vhdl
Date : 2025-12-16 Size : 1kb User : ste3191
[Industry research] trabajo-final_Bermudez_Borre DL : 0: This work try to do an aproximation for the fiscal multiplier for colombian case between 1970 and 2012. Have frequency data problems but is an aproximation using a VAR moldel.
Date : 2025-12-16 Size : 399kb User : Carolina
[Industry research] liu2017-boothmul-radix4 DL : 0: booth multiplier is mainly used to perform both signed and unsigned multiplication
Date : 2025-12-16 Size : 779kb User : RED