Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: async_counter_verilog Download
 Description: this is a code for synchronous counter written in verilog.
 Downloaders recently: [More information of uploader 洪成哲 ]
 To Search:
File list (Check if you may need any files): 
async_counter.qpf
async_counter.qsf
async_counter.qws
async_counter.v
async_counter.v.bak
Waveform.vwf
Waveform.vwf.temp

CodeBus www.codebus.net