- Category:
- Other systems
- Tags:
-
- File Size:
- 1kb
- Update:
- 2017-07-18
- Downloads:
- 0 Times
- Uploaded by:
- tariq
Description: This tutorial introduce VHDL code for clock pulse and 4-bit counter. With four bits, the counter count from 0 to 15. The timing of the counter is controlled by a clock signal. There will be a clear signal which can reset the counter value.
To Search:
File list (Check if you may need any files):
clock_pulse.zip
counter.do
counter.zip
Download