Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Ir Download
 Description: Infrared communication based on FPGA
 Downloaders recently: [More information of uploader 元一份 ]
 To Search:
File list (Check if you may need any files):
Ir\clock.v
Ir\clock.v.bak
Ir\db\.cmp.kpt
Ir\db\altsyncram_8124.tdf
Ir\db\altsyncram_c124.tdf
Ir\db\altsyncram_cu14.tdf
Ir\db\altsyncram_ir14.tdf
Ir\db\altsyncram_u024.tdf
Ir\db\cmpr_ngc.tdf
Ir\db\cmpr_qgc.tdf
Ir\db\cmpr_rgc.tdf
Ir\db\cmpr_sgc.tdf
Ir\db\cntr_1fi.tdf
Ir\db\cntr_23j.tdf
Ir\db\cntr_agi.tdf
Ir\db\cntr_egi.tdf
Ir\db\cntr_hgi.tdf
Ir\db\cntr_i6j.tdf
Ir\db\cntr_igi.tdf
Ir\db\cntr_o9j.tdf
Ir\db\decode_dvf.tdf
Ir\db\Ir.asm.qmsg
Ir\db\Ir.asm.rdb
Ir\db\Ir.asm_labs.ddb
Ir\db\Ir.autoh_e40e1.map.reg_db.cdb
Ir\db\Ir.autos_3e921.map.reg_db.cdb
Ir\db\Ir.cbx.xml
Ir\db\Ir.cmp.bpm
Ir\db\Ir.cmp.cdb
Ir\db\Ir.cmp.hdb
Ir\db\Ir.cmp.idb
Ir\db\Ir.cmp.logdb
Ir\db\Ir.cmp.rdb
Ir\db\Ir.cmp_merge.kpt
Ir\db\Ir.cycloneive_io_sim_cache.45um_ff_1200mv_0c_fast.hsd
Ir\db\Ir.cycloneive_io_sim_cache.45um_ss_1200mv_0c_slow.hsd
Ir\db\Ir.cycloneive_io_sim_cache.45um_ss_1200mv_85c_slow.hsd
Ir\db\Ir.db_info
Ir\db\Ir.eda.qmsg
Ir\db\Ir.fit.qmsg
Ir\db\Ir.hier_info
Ir\db\Ir.hif
Ir\db\Ir.ipinfo
Ir\db\Ir.lpc.html
Ir\db\Ir.lpc.rdb
Ir\db\Ir.lpc.txt
Ir\db\Ir.map.ammdb
Ir\db\Ir.map.bpm
Ir\db\Ir.map.cdb
Ir\db\Ir.map.hdb
Ir\db\Ir.map.kpt
Ir\db\Ir.map.logdb
Ir\db\Ir.map.qmsg
Ir\db\Ir.map.rdb
Ir\db\Ir.map_bb.cdb
Ir\db\Ir.map_bb.hdb
Ir\db\Ir.map_bb.logdb
Ir\db\Ir.npp.qmsg
Ir\db\Ir.pplq.rdb
Ir\db\Ir.pre_map.hdb
Ir\db\Ir.pti_db_list.ddb
Ir\db\Ir.root_partition.map.reg_db.cdb
Ir\db\Ir.routing.rdb
Ir\db\Ir.rtlv.hdb
Ir\db\Ir.rtlv_sg.cdb
Ir\db\Ir.rtlv_sg_swap.cdb
Ir\db\Ir.sgate.nvd
Ir\db\Ir.sgate_sm.nvd
Ir\db\Ir.sgdiff.cdb
Ir\db\Ir.sgdiff.hdb
Ir\db\Ir.sld_design_entry.sci
Ir\db\Ir.sld_design_entry_dsc.sci
Ir\db\Ir.smart_action.txt
Ir\db\Ir.smp_dump.txt
Ir\db\Ir.sta.qmsg
Ir\db\Ir.sta.rdb
Ir\db\Ir.sta_cmp.8_slow_1200mv_85c.tdb
Ir\db\Ir.tiscmp.fastest_slow_1200mv_0c.ddb
Ir\db\Ir.tiscmp.fastest_slow_1200mv_85c.ddb
Ir\db\Ir.tiscmp.fast_1200mv_0c.ddb
Ir\db\Ir.tiscmp.slow_1200mv_0c.ddb
Ir\db\Ir.tiscmp.slow_1200mv_85c.ddb
Ir\db\Ir.tis_db_list.ddb
Ir\db\Ir.vpr.ammdb
Ir\db\logic_util_heursitic.dat
Ir\db\mux_ssc.tdf
Ir\db\mux_vsc.tdf
Ir\db\pll_altpll.v
Ir\db\prev_cmp_Ir.qmsg
Ir\db\stp1_auto_stripped.stp
Ir\greybox_tmp\cbx_args.txt
Ir\incremental_db\compiled_partitions\Ir.autoh_e40e1.map.cdb
Ir\incremental_db\compiled_partitions\Ir.autoh_e40e1.map.dpi
Ir\incremental_db\compiled_partitions\Ir.autoh_e40e1.map.hdb
Ir\incremental_db\compiled_partitions\Ir.autoh_e40e1.map.kpt
Ir\incremental_db\compiled_partitions\Ir.autoh_e40e1.map.logdb
Ir\incremental_db\compiled_partitions\Ir.autos_3e921.map.cdb
Ir\incremental_db\compiled_partitions\Ir.autos_3e921.map.dpi
Ir\incremental_db\compiled_partitions\Ir.autos_3e921.map.hdb
Ir\incremental_db\compiled_partitions\Ir.autos_3e921.map.kpt

CodeBus www.codebus.net