Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: sources_1 Download
 Description: Wtfa pfa method using a mixed group to build a 600-point fft verilog
 Downloaders recently: [More information of uploader 刘壮 ]
 To Search:
File list (Check if you may need any files):
 

data
....\fft24in_addr.coe
....\fft24mid_addr.coe
....\fft24out_addr.coe
....\fft25_in_addr.coe
....\fft600inaddr.coe
....\fft600mid_addr.coe
....\fft600out_addr.coe
....\fft600writeaddr.coe
....\i.coe
....\r.coe
....\readfft24_3x8.coe
....\readfft24_8x3.coe
....\rom8_in_addr.coe
....\rom8_mid_addr.coe
....\rot25_c.coe
....\rot25_s.coe
....\rot8_s8.coe
....\rot_c8.coe
new
...\fft2.v
...\fft24.v
...\fft24in.v
...\fft24in_addr_control.v
...\fft24in_outselect.v
...\fft24mid.v
...\fft24mid_addr_control.v
...\fft24mid_outselect.v
...\fft24out.v
...\fft24out_addr_control.v
...\fft24out_outselect.v
...\fft25.v
...\fft25in.v
...\fft25in_addr_control.v
...\fft25in_outselect.v
...\fft25out.v
...\fft25out_addr_control.v
...\fft25out_outselect.v
...\fft2compute.v
...\fft2in.v
...\fft2out.v
...\fft3.v
...\fft3compute.v
...\fft3in.v
...\fft3out.v
...\fft4.v
...\fft4compute.v
...\fft4in.v
...\fft4out.v
...\fft5.v
...\fft5compute.v
...\fft5in.v
...\fft5out.v
...\fft600.v
...\fft600_mid_outselect.v
...\fft600in.v
...\fft600in_addr_control.v
...\fft600in_outselect.v
...\fft600mid.v
...\fft600mid_addr_control.v
...\fft600out.v
...\fft600out_addr_control.v
...\fft600out_outselect.v
...\fft8.v
...\fft8addr_control.v
...\fft8in.v
...\fft8in_outselect.v
...\fft8mid.v
...\fft8mid_outselect.v
...\fft8out.v
...\fft8out_outselect.v
...\fft_ifft.v
...\multi_rot.v
...\romaddgen.v
...\rot25.v
...\rot25_addr_gen.v
...\rot8.v
...\rot8_addr_control.v
...\rot8_mult.v
...\sysclktest.v
...\testfft.v
    

CodeBus www.codebus.net