Description: In this article, an optimized pipeline
hardware architecture for computing IEEE 754 standard
double precision 64-bit floating point binary number
addition/subtraction was proposed.
To Search:
File list (Check if you may need any files):
fp_adder_subtractor.pdf