Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: urat Download
 Description: rs232的verilog的代码，code is based on verilog language, it is practical, we hope to help
 Downloaders recently: [More information of uploader 李丽]
 To Search:
File list (Check if you may need any files): 
 

urat\src\.MyFIFO1024x8.v.swp
....\...\.Top_MyFIFO_Ctrl.v.swo
....\...\.Top_MyFIFO_Ctrl.v.swp
....\...\urat.v
....\doc
....\imp
....\par
....\sim
....\src
....\tb
urat

CodeBus www.codebus.net