Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: 31-x-8-ROM-master Download
 Description: Verilog module for a ROM. The rom needs to be able to hold 32 unsigned Integers each 8 Bits. Thus it must have32 address lines.
 Downloaders recently: [More information of uploader 小海豚]
 To Search:
File list (Check if you may need any files): 
 

31-x-8-ROM-master
.................\README.md
.................\rom.v

CodeBus www.codebus.net