Description: A controller for DDR2 on FPGA with vhdl, content testbench, model and textfile-generation/data-detection using python.
To Search:
File list (Check if you may need any files):
DDR2_CONTROLLER-master
......................\CLOCK.sv
......................\DDR2SIM.sv
......................\DDR2SIM.vhd
......................\DDR2_M.v
......................\DDR2_PARAMETERS.vh
......................\DDR_CONTROL.vhd
......................\LICENSE
......................\README.md
......................\Testbench_Design.vsdx
......................\cmp.py
......................\problem.txt
......................\text.py
......................\textfile_r.dat
......................\textfile_st.dat
......................\textfile_w.dat
Download