Description: The role of components instantiated. Familiar with VHDL statements
Familiar with the working principle of full adder
Using VHDL language to design a binary full adder, and simulation.
To Search:
File list (Check if you may need any files):
实验二_全加器设计.doc
Download