Title:
ReadWrite-RAM-VHDL-source-code
Download
Description: This page of VHDL source code covers read RAM and write to RAM vhdl code.
RAM stands for Random Access memory.It is a form of data storage for various applications.
1K refers 10 lines used for Address bus (as 2^10=1024)
8 refers Data Bus lines are 8
Hence, each location can store 8 bits (i.e. 1 byte each)
ADR: in std_logc_vector (9 downto 0)
D: inout std_logic_vector (7 downto 0)
CS: in std_logic
OE: in std_logic
WR: in std_logic
To Search:
File list (Check if you may need any files):
ReadWrite RAM VHDL source code\ReadWrite RAM VHDL source code.vhdl
ReadWrite RAM VHDL source code
