Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: texample1 Download
 Description: 32-bit shifter, 32-bit.Very goog as a study file.
 Downloaders recently: [More information of uploader 日照云海]
 To Search:
File list (Check if you may need any files):
 

texample1\db\logic_util_heursitic.dat
.........\..\prev_cmp_shift.qmsg
.........\..\shift.amm.cdb
.........\..\shift.asm.qmsg
.........\..\shift.asm.rdb
.........\..\shift.asm_labs.ddb
.........\..\shift.cbx.xml
.........\..\shift.cmp.cdb
.........\..\shift.cmp.hdb
.........\..\shift.cmp.kpt
.........\..\shift.cmp.logdb
.........\..\shift.cmp.rdb
.........\..\shift.cmp0.ddb
.........\..\shift.db_info
.........\..\shift.eda.qmsg
.........\..\shift.fit.qmsg
.........\..\shift.hier_info
.........\..\shift.hif
.........\..\shift.idb.cdb
.........\..\shift.lpc.html
.........\..\shift.lpc.rdb
.........\..\shift.lpc.txt
.........\..\shift.map.cdb
.........\..\shift.map.hdb
.........\..\shift.map.logdb
.........\..\shift.map.qmsg
.........\..\shift.pre_map.cdb
.........\..\shift.pre_map.hdb
.........\..\shift.rtlv.hdb
.........\..\shift.rtlv_sg.cdb
.........\..\shift.rtlv_sg_swap.cdb
.........\..\shift.sgdiff.cdb
.........\..\shift.sgdiff.hdb
.........\..\shift.sld_design_entry.sci
.........\..\shift.sld_design_entry_dsc.sci
.........\..\shift.smart_action.txt
.........\..\shift.sta.qmsg
.........\..\shift.sta.rdb
.........\..\shift.sta_cmp.5_slow.tdb
.........\..\shift.syn_hier_info
.........\..\shift.tis_db_list.ddb
.........\..\shift.tmw_info
.........\incremental_db\compiled_partitions\shift.db_info
.........\..............\...................\shift.root_partition.map.kpt
.........\..............\README
.........\shift.asm.rpt
.........\shift.done
.........\shift.eda.rpt
.........\shift.fit.rpt
.........\shift.fit.smsg
.........\shift.fit.summary
.........\shift.flow.rpt
.........\shift.map.rpt
.........\shift.map.summary
.........\shift.pin
.........\shift.pof
.........\shift.qpf
.........\shift.qsf
.........\shift.sta.rpt
.........\shift.sta.summary
.........\shift.v
.........\shift.v.bak
.........\shift_nativelink_simulation.rpt
.........\.imulation\modelsim\modelsim.ini
.........\..........\........\msim_transcript
.........\..........\........\rtl_work\shift\verilog.prw
.........\..........\........\........\.....\verilog.psm
.........\..........\........\........\.....\_primary.dat
.........\..........\........\........\.....\_primary.dbs
.........\..........\........\........\.....\_primary.vhd
.........\..........\........\........\....._vlg_tst\verilog.prw
.........\..........\........\........\.............\verilog.psm
.........\..........\........\........\.............\_primary.dat
.........\..........\........\........\.............\_primary.dbs
.........\..........\........\........\.............\_primary.vhd
.........\..........\........\........\_info
.........\..........\........\........\_vmake
.........\..........\........\shift.sft
.........\..........\........\shift.vo
.........\..........\........\shift.vt
.........\..........\........\shift.vt.bak
.........\..........\........\shift_modelsim.xrf
.........\..........\........\shift_run_msim_rtl_verilog.do
.........\..........\........\shift_run_msim_rtl_verilog.do.bak
.........\..........\........\shift_run_msim_rtl_verilog.do.bak1
.........\..........\........\shift_v.sdo
.........\..........\........\vsim.wlf
.........\..........\........\rtl_work\shift
.........\..........\........\........\shift_vlg_tst
.........\..........\........\........\_temp
.........\..........\........\rtl_work
.........\incremental_db\compiled_partitions
.........\simulation\modelsim
.........\db
.........\incremental_db
.........\simulation
texample1
    

CodeBus www.codebus.net