Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: sd_vga_photo Download
 Description: Verilog procedures, read the image data the SD card, and then by vga display.
 Downloaders recently: [More information of uploader zhijun]
 To Search:
File list (Check if you may need any files):
 

bmp10photo
..........\photo0.bmp
..........\photo1.bmp
..........\photo2.bmp
..........\photo3.bmp
..........\photo4.bmp
..........\photo6.bmp
..........\photo7.bmp
..........\photo8.bmp
..........\photo9.bmp
..........\test.bmp
..........\Thumbs.db
scr
...\PLL_ctrl.v
...\PLL_ctrl_bb.v
...\PLL_ctrl_inst.v
...\rdfifo.v
...\rdfifo_bb.v
...\rdfifo_inst.v
...\rgb_ram.v
...\rgb_ram_bb.v
...\rgb_ram_inst.v
...\sdcard_ctrl.v
...\sdfifo_ctrl.v
...\sdram_cmd.v
...\sdram_ctrl.v
...\sdram_top.v
...\sdram_wr_data.v
...\sdrsvgaprj.v
...\sdr_para.v
...\sdr_test.v
...\sd_ctrl.v
...\spi_ctrl.v
...\sys_ctrl.v
...\uart_ctrl.v
...\uart_speed_select.v
...\uart_tx.v
...\vga_ctrl.v
...\wrfifo.v
...\wrfifo_bb.v
...\wrfifo_inst.v
sdram_mdl0822
.............\db
.............\..\add_sub_4g8.tdf
.............\..\add_sub_5g8.tdf
.............\..\add_sub_918.tdf
.............\..\add_sub_a18.tdf
.............\..\add_sub_b18.tdf
.............\..\add_sub_gub.tdf
.............\..\add_sub_se8.tdf
.............\..\altsyncram_1lh1.tdf
.............\..\altsyncram_4qc1.tdf
.............\..\altsyncram_6fa1.tdf
.............\..\altsyncram_f3c1.tdf
.............\..\altsyncram_hnh1.tdf
.............\..\altsyncram_jnh1.tdf
.............\..\alt_synch_pipe_oc8.tdf
.............\..\alt_synch_pipe_pc8.tdf
.............\..\alt_sync_fifo_0fm.tdf
.............\..\alt_sync_fifo_0oi.tdf
.............\..\alt_sync_fifo_nhm.tdf
.............\..\alt_sync_fifo_vhm.tdf
.............\..\a_fefifo_ctc.tdf
.............\..\a_fefifo_htc.tdf
.............\..\a_gray2bin_q4b.tdf
.............\..\a_graycounter_u06.tdf
.............\..\cntr_cta.tdf
.............\..\cntr_kua.tdf
.............\..\cntr_lua.tdf
.............\..\cntr_mua.tdf
.............\..\dcfifo_2ll1.tdf
.............\..\dcfifo_35l1.tdf
.............\..\dcfifo_n6l1.tdf
.............\..\dcfifo_o2l1.tdf
.............\..\dcfifo_pkl1.tdf
.............\..\dcfifo_qgl1.tdf
.............\..\dffpipe_gd9.tdf
.............\..\dffpipe_id9.tdf
.............\..\dffpipe_jd9.tdf
.............\..\dpram_6o31.tdf
.............\..\dpram_ep31.tdf
.............\..\dpram_fp31.tdf
.............\..\logic_util_heursitic.dat
.............\..\prev_cmp_sdr_test.asm.qmsg
.............\..\prev_cmp_sdr_test.eda.qmsg
.............\..\prev_cmp_sdr_test.fit.qmsg
.............\..\prev_cmp_sdr_test.map.qmsg
.............\..\prev_cmp_sdr_test.qmsg
.............\..\prev_cmp_sdr_test.sta.qmsg
.............\..\sdr_test.ae.hdb
.............\..\sdr_test.asm.qmsg
.............\..\sdr_test.asm.rdb
.............\..\sdr_test.cbx.xml
.............\..\sdr_test.cmp.bpm
.............\..\sdr_test.cmp.cdb
.............\..\sdr_test.cmp.hdb
.............\..\sdr_test.cmp.idb
.............\..\sdr_test.cmp.kpt
.............\..\sdr_test.cmp.logdb
.............\..\sdr_test.cmp.rdb
    

CodeBus www.codebus.net