Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: m Download
 Description: This design has realized a level 12 m sequence generator, and the test file contains the source file.
 Downloaders recently: [More information of uploader 米彦逢]
 To Search:
File list (Check if you may need any files): 
 

m.v
test.v

CodeBus www.codebus.net