Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: dpll Download
 Description: verilog based digital phase lock loop design, including phase detector,mode K counter, increment/decrement counter and frequency divider
 Downloaders recently: [More information of uploader chi zhang]
 To Search:
File list (Check if you may need any files): 
 

dpll\div_8.v
....\even_f.v
....\IDcounter.v
....\IDcounter_t.v
....\jk_ff.v
....\kcounter.v
....\property.sv
....\tb_dac.v
....\tb_IDcounter.v
....\tb_jk.v
....\tb_k.v
....\tb_top.v
....\test_top.sv
....\top.v
dpll

CodeBus www.codebus.net