Description: A Verilog to HSpice converter. It converts structural Verilog to a HSpice netlist. The standard cell s netlist have to be included separatelly. It is not fully Verilog compliant.
To Search:
File list (Check if you may need any files):
v2s.pl
Download