Description: UART serial routines written in Verilog, FPGA serial communication with the host computer using the ASCII code case conversion, in the Xilinx Virtex-5 development board test
To Search:
File list (Check if you may need any files):
baud.v
GenesysGeneral.ucf
uart.v
uart_dataprocess.v
uart_rec.v
uart_tb.v
uart_tra.v
Download