Title:
LogicSynthesis2_CMOSBasics
Download
Description: LogicSynthesis2_CMOSBasics
Key Problem: Timing assumption
during prelayout synthesis widely
differs from the post layout reality.
• This happens because the
interconnect delay dominates the
overall propagation delay in DSM
(Deep Sub‐Micron) technologies.
• As a result getting a timing closure
becomes a challenge
To Search:
File list (Check if you may need any files):
LogicSynthesis2_CMOSBasics.pdf
