Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: New_UART_verilog Download
 Description: New UART verilog sample code,Include FIFO code state mashine code ,recevier/trasmiter code
 Downloaders recently: [More information of uploader parkershe]
 To Search:
File list (Check if you may need any files):
 

UART_M_ZFSM.v
UART_Recevier.v
UART_trasmiter.v
Rising Edge Filp-Flop with Asynchronous Reset and Preset.v
UART_8x8 reg_fifo.v
UART_8x32 reg_fifo.v
UART_ACTgen Counter.v
UART_count.v
UART_div_setion.v
UART_IO_Buffers.v
UART_M_FSM.v
    

CodeBus www.codebus.net