sdram_control_burst streamlined read and write SDR

Title: sdram_control_burst

Category:
VHDL-FPGA-Verilog
Tags:
[C/C++] [源码]
File Size:
150.51kb
Update:
2008-10-13
Downloads:
0 Times
Uploaded by:
coffs

Description: streamlined read and write SDRAM controller example, applied to the data acquisition system, Verilog. only supports burst mode read and write

Downloaders recently: [More information of uploader coffs]

To Search: verilog sdram verilog sdram sd verilog burst sdram sdram bur SDRAM controller

[Many Verilog code] - many examples of VHDL code, the particul
[verilogSDRAMcore] - I used to write Verilog HDL source of SD
[ref-sdr-sdram-vhdl] - DDR controller VHDL source code. Using F
[32fenpinqi] - This is written in VHDL 32 dividers proc
[invertefile(english)] - First of all English documents to establ
[sdram] - sdram controller.verilog
[ADC] - Verilog Programming with FPGA-based data
[video] - Using VHDL video control procedures, inc
[61EDA_C52] - Standard SDR SDRAM controller reference

File list (Check if you may need any files):

Main Category

SourceCode

Web Code

Develop Tools

Document

Other resource

Category

Games

Plug-in

Trojan

Program registrar

SDK

Other

About site

CodeBus www.codebus.net