Description: A simple digital clock Verilog simulation program 60 seconds, 1 minute, 60 hours, 24 hours a day, 265 days a year. The code logic simplifies excluding state machine, easy to understand.
To Search:
File list (Check if you may need any files):
clock.v
test_clock.v
Download