- Category:
- Other systems
- Tags:
-
[Text]
- File Size:
- 2kb
- Update:
- 2013-04-27
- Downloads:
- 0 Times
- Uploaded by:
- 李谦
Description: 8-bit binary multiplier VHDL 8-bit binary multiplier design, multiplication by itemized shift sum principle, starting from the least significant bit of the multiplicand 1, the multiplier the left after the last and addition if it is 0, to 0 after adding the left until the most significant bit of the multiplicand.
To Search:
File list (Check if you may need any files):
乘法器模块.txt
Download