Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: ddr_verilog Download
 Description: Verilog HDL language on FPGA control DDR logical, simple to understand for novice reference
 Downloaders recently: [More information of uploader fan]
 To Search:
File list (Check if you may need any files):
 

ddr控制器代码\source\ddr_ctrl.v
.............\......\ddr_data.v
.............\......\ddr_par.v
.............\......\ddr_pll_orca.v
.............\......\ddr_pll_orca_sp.v
.............\......\ddr_sig.v
.............\......\ddr_top.v
.............\testbench\ddr_tb.v
.............\.........\stimulus.v
.............\source
.............\testbench
ddr控制器代码
    

CodeBus www.codebus.net