Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: 5-17 Download
 Description: Based on Pipeline Structure verilog to achieve a sine and cosine signal generator
 Downloaders recently: [More information of uploader 张山]
 To Search:
File list (Check if you may need any files): 
 

5-17\cordic.v
5-17

CodeBus www.codebus.net