Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: CRC_Tst Download
 Description: About CRC launch, as well as acceptable verification, using Verilog implementation, including verification testbench
 Downloaders recently: [More information of uploader 尹腾飞]
 To Search:
File list (Check if you may need any files):
 

CRC_Tst\CRC_Prj.asm.rpt
.......\CRC_Prj.done
.......\CRC_Prj.eda.rpt
.......\CRC_Prj.fit.rpt
.......\CRC_Prj.fit.smsg
.......\CRC_Prj.fit.summary
.......\CRC_Prj.flow.rpt
.......\CRC_Prj.map.rpt
.......\CRC_Prj.map.summary
.......\CRC_Prj.pin
.......\CRC_Prj.pof
.......\CRC_Prj.qpf
.......\CRC_Prj.qsf
.......\CRC_Prj.qws
.......\CRC_Prj.sof
.......\CRC_Prj.tan.rpt
.......\CRC_Prj.tan.summary
.......\CRC_Prj.v
.......\CRC_Prj.v.bak
.......\CRC_Prj_nativelink_simulation.rpt
.......\db\CRC_Prj.ae.hdb
.......\..\CRC_Prj.asm.qmsg
.......\..\CRC_Prj.asm_labs.ddb
.......\..\CRC_Prj.cbx.xml
.......\..\CRC_Prj.cmp.bpm
.......\..\CRC_Prj.cmp.cdb
.......\..\CRC_Prj.cmp.ecobp
.......\..\CRC_Prj.cmp.hdb
.......\..\CRC_Prj.cmp.kpt
.......\..\CRC_Prj.cmp.logdb
.......\..\CRC_Prj.cmp.rdb
.......\..\CRC_Prj.cmp.tdb
.......\..\CRC_Prj.cmp0.ddb
.......\..\CRC_Prj.cmp2.ddb
.......\..\CRC_Prj.cmp_merge.kpt
.......\..\CRC_Prj.db_info
.......\..\CRC_Prj.eco.cdb
.......\..\CRC_Prj.eda.qmsg
.......\..\CRC_Prj.fit.qmsg
.......\..\CRC_Prj.hier_info
.......\..\CRC_Prj.hif
.......\..\CRC_Prj.lpc.html
.......\..\CRC_Prj.lpc.rdb
.......\..\CRC_Prj.lpc.txt
.......\..\CRC_Prj.map.bpm
.......\..\CRC_Prj.map.cdb
.......\..\CRC_Prj.map.ecobp
.......\..\CRC_Prj.map.hdb
.......\..\CRC_Prj.map.kpt
.......\..\CRC_Prj.map.logdb
.......\..\CRC_Prj.map.qmsg
.......\..\CRC_Prj.map_bb.cdb
.......\..\CRC_Prj.map_bb.hdb
.......\..\CRC_Prj.map_bb.logdb
.......\..\CRC_Prj.pre_map.cdb
.......\..\CRC_Prj.pre_map.hdb
.......\..\CRC_Prj.rpp.qmsg
.......\..\CRC_Prj.rtlv.hdb
.......\..\CRC_Prj.rtlv_sg.cdb
.......\..\CRC_Prj.rtlv_sg_swap.cdb
.......\..\CRC_Prj.sgate.rvd
.......\..\CRC_Prj.sgate_sm.rvd
.......\..\CRC_Prj.sgdiff.cdb
.......\..\CRC_Prj.sgdiff.hdb
.......\..\CRC_Prj.sld_design_entry.sci
.......\..\CRC_Prj.sld_design_entry_dsc.sci
.......\..\CRC_Prj.syn_hier_info
.......\..\CRC_Prj.tan.qmsg
.......\..\CRC_Prj.tis_db_list.ddb
.......\..\CRC_Prj.tmw_info
.......\..\CRC_Prj_global_asgn_op.abo
.......\..\prev_cmp_CRC_Prj.asm.qmsg
.......\..\prev_cmp_CRC_Prj.eda.qmsg
.......\..\prev_cmp_CRC_Prj.fit.qmsg
.......\..\prev_cmp_CRC_Prj.map.qmsg
.......\..\prev_cmp_CRC_Prj.qmsg
.......\..\prev_cmp_CRC_Prj.tan.qmsg
.......\fasong.v
.......\fasong.v.bak
.......\incremental_db\compiled_partitions\CRC_Prj.root_partition.cmp.atm
.......\..............\...................\CRC_Prj.root_partition.cmp.dfp
.......\..............\...................\CRC_Prj.root_partition.cmp.hdbx
.......\..............\...................\CRC_Prj.root_partition.cmp.kpt
.......\..............\...................\CRC_Prj.root_partition.cmp.logdb
.......\..............\...................\CRC_Prj.root_partition.cmp.rcf
.......\..............\...................\CRC_Prj.root_partition.map.atm
.......\..............\...................\CRC_Prj.root_partition.map.dpi
.......\..............\...................\CRC_Prj.root_partition.map.hdbx
.......\..............\...................\CRC_Prj.root_partition.map.kpt
.......\..............\README
.......\jieshou.v
.......\jieshou.v.bak
.......\simulation\modelsim\CRC_Prj.sft
.......\..........\........\CRC_Prj.vo
.......\..........\........\CRC_Prj.vt
.......\..........\........\CRC_Prj_modelsim.xrf
.......\..........\........\CRC_Prj_run_msim_rtl_verilog.do
.......\..........\........\CRC_Prj_run_msim_rtl_verilog.do.bak
.......\..........\........\CRC_Prj_run_msim_rtl_verilog.do.bak1
.......\..........\........\CRC_Prj_run_msim_rtl_verilog.do.bak2
    

CodeBus www.codebus.net