Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: uartfifo Download
 Description: One based on the fifo verilog example, by the data generation module generates data to the fifo, and then sent over the same module sends data to the host computer.
 Downloaders recently: [More information of uploader 陈栋磊]
 To Search:
File list (Check if you may need any files):
 

uartfifo
........\datagene.v
........\datagene.v.bak
........\db
........\..\altsyncram_egl1.tdf
........\..\a_dpfifo_pn61.tdf
........\..\a_fefifo_18e.tdf
........\..\cntr_bc7.tdf
........\..\cntr_vbb.tdf
........\..\dpram_4351.tdf
........\..\prev_cmp_uartfifo.asm.qmsg
........\..\prev_cmp_uartfifo.eda.qmsg
........\..\prev_cmp_uartfifo.fit.qmsg
........\..\prev_cmp_uartfifo.map.qmsg
........\..\prev_cmp_uartfifo.qmsg
........\..\prev_cmp_uartfifo.sta.qmsg
........\..\prev_cmp_uartfifo.tan.qmsg
........\..\scfifo_ih61.tdf
........\..\uartfifo.ae.hdb
........\..\uartfifo.asm.qmsg
........\..\uartfifo.cbx.xml
........\..\uartfifo.cmp.bpm
........\..\uartfifo.cmp.cdb
........\..\uartfifo.cmp.ecobp
........\..\uartfifo.cmp.hdb
........\..\uartfifo.cmp.kpt
........\..\uartfifo.cmp.logdb
........\..\uartfifo.cmp.rdb
........\..\uartfifo.cmp0.ddb
........\..\uartfifo.cmp_merge.kpt
........\..\uartfifo.db_info
........\..\uartfifo.eco.cdb
........\..\uartfifo.eda.qmsg
........\..\uartfifo.fit.qmsg
........\..\uartfifo.hier_info
........\..\uartfifo.hif
........\..\uartfifo.lpc.html
........\..\uartfifo.lpc.rdb
........\..\uartfifo.lpc.txt
........\..\uartfifo.map.bpm
........\..\uartfifo.map.cdb
........\..\uartfifo.map.ecobp
........\..\uartfifo.map.hdb
........\..\uartfifo.map.kpt
........\..\uartfifo.map.logdb
........\..\uartfifo.map.qmsg
........\..\uartfifo.map_bb.cdb
........\..\uartfifo.map_bb.hdb
........\..\uartfifo.map_bb.logdb
........\..\uartfifo.pre_map.cdb
........\..\uartfifo.pre_map.hdb
........\..\uartfifo.rpp.qmsg
........\..\uartfifo.rtlv.hdb
........\..\uartfifo.rtlv_sg.cdb
........\..\uartfifo.rtlv_sg_swap.cdb
........\..\uartfifo.sgate.rvd
........\..\uartfifo.sgate_sm.rvd
........\..\uartfifo.sgdiff.cdb
........\..\uartfifo.sgdiff.hdb
........\..\uartfifo.sld_design_entry.sci
........\..\uartfifo.sld_design_entry_dsc.sci
........\..\uartfifo.sta.qmsg
........\..\uartfifo.sta.rdb
........\..\uartfifo.sta_cmp.8_slow.tdb
........\..\uartfifo.syn_hier_info
........\..\uartfifo.tan.qmsg
........\..\uartfifo.tis_db_list.ddb
........\..\uartfifo_global_asgn_op.abo
........\fifo232.bsf
........\fifo232.qip
........\fifo232.v
........\fifo232_bb.v
........\fifo232_inst.v
........\fifo232_wave0.jpg
........\fifo232_waveforms.html
........\incremental_db
........\..............\compiled_partitions
........\..............\...................\uartfifo.root_partition.cmp.atm
........\..............\...................\uartfifo.root_partition.cmp.dfp
........\..............\...................\uartfifo.root_partition.cmp.hdbx
........\..............\...................\uartfifo.root_partition.cmp.kpt
........\..............\...................\uartfifo.root_partition.cmp.logdb
........\..............\...................\uartfifo.root_partition.cmp.rcf
........\..............\...................\uartfifo.root_partition.map.atm
........\..............\...................\uartfifo.root_partition.map.dpi
........\..............\...................\uartfifo.root_partition.map.hdbx
........\..............\...................\uartfifo.root_partition.map.kpt
........\..............\README
........\simulation
........\..........\modelsim
........\..........\........\uartfifo.sft
........\..........\........\uartfifo.vo
........\..........\........\uartfifo_modelsim.xrf
........\..........\........\uartfifo_v.sdo
........\uartfifo.asm.rpt
........\uartfifo.done
........\uartfifo.dpf
........\uartfifo.eda.rpt
........\uartfifo.fit.rpt
........\uartfifo.fit.smsg
    

CodeBus www.codebus.net