Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: test_sdram Download
 Description: Original altera de2-70 FPGA board function test, used for SDram read and write. Contains the complete source code, the simulation files, can be directly downloaded to the board on the SOF file, suitable for beginners to study.
 Downloaders recently: [More information of uploader YUKAI ZHANG]
 To Search:
File list (Check if you may need any files):
 

test_sdram
..........\top
..........\...\clock.ppf
..........\...\clock.qip
..........\...\clock.v
..........\...\clock_bb.v
..........\...\clock_wave0.jpg
..........\...\clock_waveforms.html
..........\...\counter.v
..........\...\db
..........\...\..\altsyncram_0sb1.tdf
..........\...\..\altsyncram_20p3.tdf
..........\...\..\altsyncram_2k72.tdf
..........\...\..\altsyncram_99a2.tdf
..........\...\..\altsyncram_gkj1.tdf
..........\...\..\altsyncram_ito3.tdf
..........\...\..\altsyncram_n261.tdf
..........\...\..\altsyncram_oim3.tdf
..........\...\..\altsyncram_oso3.tdf
..........\...\..\altsyncram_ppe1.tdf
..........\...\..\altsyncram_qvo3.tdf
..........\...\..\cntr_4ti.tdf
..........\...\..\cntr_84i.tdf
..........\...\..\cntr_dqi.tdf
..........\...\..\cntr_e4i.tdf
..........\...\..\cntr_f4i.tdf
..........\...\..\cntr_h4i.tdf
..........\...\..\cntr_p2i.tdf
..........\...\..\cntr_umi.tdf
..........\...\..\decode_9jf.tdf
..........\...\..\decode_fga.tdf
..........\...\..\decode_ogi.tdf
..........\...\..\mux_ecb.tdf
..........\...\..\mux_lgc.tdf
..........\...\..\mux_sgc.tdf
..........\...\..\my_top.asm.qmsg
..........\...\..\my_top.autos_3e92b2e5d298f5cf757a393f7655ccd81.cmp.atm
..........\...\..\my_top.autos_3e92b2e5d298f5cf757a393f7655ccd81.cmp.dfp
..........\...\..\my_top.autos_3e92b2e5d298f5cf757a393f7655ccd81.cmp.hdbx
..........\...\..\my_top.autos_3e92b2e5d298f5cf757a393f7655ccd81.cmp.logdb
..........\...\..\my_top.autos_3e92b2e5d298f5cf757a393f7655ccd81.map.atm
..........\...\..\my_top.autos_3e92b2e5d298f5cf757a393f7655ccd81.map.hdbx
..........\...\..\my_top.autos_3e92b2e5d298f5cf757a393f7655ccd81.map.kpt
..........\...\..\my_top.autos_3e92b2e5d298f5cf757a393f7655ccd81.map.logdb
..........\...\..\my_top.cbx.xml
..........\...\..\my_top.cmp.bpm
..........\...\..\my_top.cmp.cdb
..........\...\..\my_top.cmp.ecobp
..........\...\..\my_top.cmp.hdb
..........\...\..\my_top.cmp.kpt
..........\...\..\my_top.cmp.logdb
..........\...\..\my_top.cmp.rdb
..........\...\..\my_top.cmp.tdb
..........\...\..\my_top.cmp0.ddb
..........\...\..\my_top.cmp_merge.kpt
..........\...\..\my_top.db_info
..........\...\..\my_top.eco.cdb
..........\...\..\my_top.eda.qmsg
..........\...\..\my_top.fit.qmsg
..........\...\..\my_top.hier_info
..........\...\..\my_top.hif
..........\...\..\my_top.map.bpm
..........\...\..\my_top.map.cdb
..........\...\..\my_top.map.ecobp
..........\...\..\my_top.map.hdb
..........\...\..\my_top.map.kpt
..........\...\..\my_top.map.logdb
..........\...\..\my_top.map.qmsg
..........\...\..\my_top.map_bb.cdb
..........\...\..\my_top.map_bb.hdb
..........\...\..\my_top.map_bb.hdbx
..........\...\..\my_top.map_bb.kpt
..........\...\..\my_top.map_bb.logdb
..........\...\..\my_top.pre_map.cdb
..........\...\..\my_top.pre_map.hdb
..........\...\..\my_top.psp
..........\...\..\my_top.root_partition.cmp.atm
..........\...\..\my_top.root_partition.cmp.dfp
..........\...\..\my_top.root_partition.cmp.hdbx
..........\...\..\my_top.root_partition.cmp.logdb
..........\...\..\my_top.root_partition.cmp.rcf
..........\...\..\my_top.root_partition.map.atm
..........\...\..\my_top.root_partition.map.hdbx
..........\...\..\my_top.root_partition.map.info
..........\...\..\my_top.root_partition.merge_hb.atm
..........\...\..\my_top.rpp.qmsg
..........\...\..\my_top.rtlv.hdb
..........\...\..\my_top.rtlv_sg.cdb
..........\...\..\my_top.rtlv_sg_swap.cdb
..........\...\..\my_top.sgate.rvd
..........\...\..\my_top.sgate_sm.rvd
..........\...\..\my_top.sgdiff.cdb
..........\...\..\my_top.sgdiff.hdb
..........\...\..\my_top.signalprobe.cdb
..........\...\..\my_top.sld_design_entry.sci
..........\...\..\my_top.sld_design_entry_dsc.sci
..........\...\..\my_top.sldhu_30e344a040fd07e1533c49de5f2d67d1.cmp.atm
..........\...\..\my_top.sldhu_30e344a040fd07e1533c49de5f2d67d1.cmp.dfp
..........\...\..\my_top.sldhu_30e344a040fd07e1533c49de5f2d67d1.cmp.hdbx
..........\...\..\my_top.sldhu_30e344a040fd07e1533c49de5f2d67d1.cmp.logdb
    

CodeBus www.codebus.net