Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: digitalclock Download
 Description: digital alarm clock on lcd- written in verilog to program fpga or cpld
 Downloaders recently: [More information of uploader mary]
 To Search:
File list (Check if you may need any files):
 

digitalclock\clock.asm.rpt
............\clock.bsf
............\clock.cmp
............\clock.done
............\clock.dpf
............\clock.eda.rpt
............\clock.fit.rpt
............\clock.fit.summary
............\clock.flow.rpt
............\clock.map.rpt
............\clock.map.summary
............\clock.pin
............\clock.pof
............\clock.qpf
............\clock.qsf
............\clock.qws
............\clock.sdc
............\clock.sdc.bak
............\clock.sof
............\clock.tan.rpt
............\clock.tan.summary
............\clock.v
............\clock.v.bak
............\clock_inst.v
............\db\clock.asm.qmsg
............\..\clock.asm.rdb
............\..\clock.cbx.xml
............\..\clock.cmp.ecobp
............\..\clock.cmp.kpt
............\..\clock.cmp.rdb
............\..\clock.cmp0.ddb
............\..\clock.cmp_merge.kpt
............\..\clock.db_info
............\..\clock.eco.cdb
............\..\clock.eda.qmsg
............\..\clock.fit.qmsg
............\..\clock.hier_info
............\..\clock.hif
............\..\clock.lpc.html
............\..\clock.lpc.rdb
............\..\clock.lpc.txt
............\..\clock.map.ecobp
............\..\clock.map.kpt
............\..\clock.map.qmsg
............\..\clock.map_bb.hdb
............\..\clock.pre_map.cdb
............\..\clock.pre_map.hdb
............\..\clock.rtlv.hdb
............\..\clock.rtlv_sg.cdb
............\..\clock.rtlv_sg_swap.cdb
............\..\clock.sgdiff.cdb
............\..\clock.sgdiff.hdb
............\..\clock.sld_design_entry.sci
............\..\clock.sld_design_entry_dsc.sci
............\..\clock.smart_action.txt
............\..\clock.syn_hier_info
............\..\clock.tan.qmsg
............\..\clock.tis_db_list.ddb
............\..\logic_util_heursitic.dat
............\..\prev_cmp_clock.asm.qmsg
............\..\prev_cmp_clock.eda.qmsg
............\..\prev_cmp_clock.fit.qmsg
............\..\prev_cmp_clock.map.qmsg
............\..\prev_cmp_clock.qmsg
............\..\prev_cmp_clock.tan.qmsg
............\db
............\digit_clock.bsf
............\digit_clock.cmp
............\incremental_db\compiled_partitions\clock.root_partition.cmp.cdb
............\..............\...................\clock.root_partition.cmp.dfp
............\..............\...................\clock.root_partition.cmp.hdb
............\..............\...................\clock.root_partition.cmp.kpt
............\..............\...................\clock.root_partition.cmp.logdb
............\..............\...................\clock.root_partition.cmp.rcfdb
............\..............\...................\clock.root_partition.cmp.re.rcfdb
............\..............\...................\clock.root_partition.map.cdb
............\..............\...................\clock.root_partition.map.dpi
............\..............\...................\clock.root_partition.map.hdb
............\..............\...................\clock.root_partition.map.kpt
............\..............\compiled_partitions
............\..............\README
............\incremental_db
............\resynthesis\precision\clock.psd
............\...........\.........\clock.vqm
............\...........\precision
............\resynthesis
............\simulation\activehdl\clock.sft
............\..........\.........\clock.vo
............\..........\.........\clock_v.sdo
............\..........\activehdl
............\simulation
digitalclock
    

CodeBus www.codebus.net