Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: DDS_dac9764 Download
 Description: verilog DDS signal source language, using DAC9764
 Downloaders recently: [More information of uploader 孙辛泉]
 To Search:
File list (Check if you may need any files):
 

MY_DDS_dac9764
..............\dac0832.v
..............\dac0832.v.bak
..............\DAC9764.v
..............\DAC9764.v.bak
..............\db
..............\..\altsyncram_g791.tdf
..............\..\altsyncram_rre1.tdf
..............\..\DDS_v1.asm.qmsg
..............\..\DDS_v1.asm.rdb
..............\..\DDS_v1.asm_labs.ddb
..............\..\DDS_v1.cbx.xml
..............\..\DDS_v1.cmp.bpm
..............\..\DDS_v1.cmp.cbp
..............\..\DDS_v1.cmp.cdb
..............\..\DDS_v1.cmp.ecobp
..............\..\DDS_v1.cmp.hdb
..............\..\DDS_v1.cmp.kpt
..............\..\DDS_v1.cmp.logdb
..............\..\DDS_v1.cmp.rdb
..............\..\DDS_v1.cmp.tdb
..............\..\DDS_v1.cmp0.ddb
..............\..\DDS_v1.cmp2.ddb
..............\..\DDS_v1.cmp_merge.kpt
..............\..\DDS_v1.db_info
..............\..\DDS_v1.eco.cdb
..............\..\DDS_v1.eds_overflow
..............\..\DDS_v1.fit.qmsg
..............\..\DDS_v1.hier_info
..............\..\DDS_v1.hif
..............\..\DDS_v1.lpc.html
..............\..\DDS_v1.lpc.rdb
..............\..\DDS_v1.lpc.txt
..............\..\DDS_v1.map.bpm
..............\..\DDS_v1.map.cbp
..............\..\DDS_v1.map.cdb
..............\..\DDS_v1.map.ecobp
..............\..\DDS_v1.map.hdb
..............\..\DDS_v1.map.kpt
..............\..\DDS_v1.map.logdb
..............\..\DDS_v1.map.qmsg
..............\..\DDS_v1.map_bb.cdb
..............\..\DDS_v1.map_bb.hdb
..............\..\DDS_v1.map_bb.logdb
..............\..\DDS_v1.pre_map.cdb
..............\..\DDS_v1.pre_map.hdb
..............\..\DDS_v1.rpp.qmsg
..............\..\DDS_v1.rtlv.hdb
..............\..\DDS_v1.rtlv_sg.cdb
..............\..\DDS_v1.rtlv_sg_swap.cdb
..............\..\DDS_v1.sgate.rvd
..............\..\DDS_v1.sgate_sm.rvd
..............\..\DDS_v1.sgdiff.cdb
..............\..\DDS_v1.sgdiff.hdb
..............\..\DDS_v1.sim.cvwf
..............\..\DDS_v1.sim.hdb
..............\..\DDS_v1.sim.qmsg
..............\..\DDS_v1.sim.rdb
..............\..\DDS_v1.sld_design_entry.sci
..............\..\DDS_v1.sld_design_entry_dsc.sci
..............\..\DDS_v1.smart_action.txt
..............\..\DDS_v1.syn_hier_info
..............\..\DDS_v1.tan.qmsg
..............\..\DDS_v1.tis_db_list.ddb
..............\..\DDS_v1.tmw_info
..............\..\logic_util_heursitic.dat
..............\..\prev_cmp_DDS_v1.asm.qmsg
..............\..\prev_cmp_DDS_v1.fit.qmsg
..............\..\prev_cmp_DDS_v1.map.qmsg
..............\..\prev_cmp_DDS_v1.qmsg
..............\..\prev_cmp_DDS_v1.sim.qmsg
..............\..\prev_cmp_DDS_v1.tan.qmsg
..............\..\wed.wsf
..............\dds_top.v
..............\dds_top.v.bak
..............\dds_top.vwf
..............\DDS_v1.asm.rpt
..............\DDS_v1.cdf
..............\DDS_v1.done
..............\DDS_v1.dpf
..............\DDS_v1.fit.rpt
..............\DDS_v1.fit.smsg
..............\DDS_v1.fit.summary
..............\DDS_v1.flow.rpt
..............\dds_v1.jic
..............\dds_v1.map
..............\DDS_v1.map.rpt
..............\DDS_v1.map.smsg
..............\DDS_v1.map.summary
..............\DDS_v1.pin
..............\DDS_v1.pof
..............\DDS_v1.qpf
..............\DDS_v1.qsf
..............\DDS_v1.sim.rpt
..............\DDS_v1.sof
..............\DDS_v1.tan.rpt
..............\DDS_v1.tan.summary
..............\fenpin.v
..............\fenpin.v.bak
..............\fenpin.vwf
    

CodeBus www.codebus.net