Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: RS Download
 Description: Verilog hdl language through the RS encoder and decoder design
 Downloaders recently: [More information of uploader 李永超]
 To Search:
File list (Check if you may need any files):
FilenameSizeDate
RS编码器\mula_0.v
........\mula_1.v
........\mula_10.v
........\mula_11.v
........\mula_12.v
........\mula_13.v
........\mula_14.v
........\mula_15.v
........\mula_16.v
........\mula_17.v
........\mula_18.v
........\mula_2.v
........\mula_21.v
........\mula_22.v
........\mula_25.v
........\mula_3.v
........\mula_31.v
........\mula_32.v
........\mula_35.v
........\mula_38.v
........\mula_4.v
........\mula_45.v
........\mula_48.v
........\mula_5.v
........\mula_51.v
........\mula_59.v
........\mula_6.v
........\mula_61.v
........\mula_7.v
........\mula_8.v
........\mula_9.v
........\mul_encode.vhd
........\rscode.v
........\rscode.vhd
........\rscode.vwf
........\rstestbench.vhd
........\testbenchmul.vhd
........\testbenchmul_encode.vhd
RS编码器
..(204188)译码器的设计\BM_KES.v
.......................\CheinSearch.v
.......................\ff_mul.v
.......................\forney.v
.......................\ROM_INV.mif
.......................\rom_inv.v
.......................\rom_power.mif
.......................\rom_power.v
.......................\RS(204188)译码器说明.txt
.......................\rs_decoder.v
.......................\SyndromeCalc.v
RS(204188)译码器的设计

CodeBus www.codebus.net