Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: StopWatch Download
 Description: In Modelsim6.3c encoding, and Virtex-II Pro development board to achieve a stopwatch function
 Downloaders recently: [More information of uploader Wing]
 To Search:
File list (Check if you may need any files): 
 

clk_div.v
control.v
keyboard.v
top.v
vga_ctrl.v
vga_show.v
Bizarre.v

CodeBus www.codebus.net