Description: 64 order raised cosine FIR FPGA-based parallel filters, implemented using iso18000.6c standard with a low-pass filtering effect imitation on the board has passed validation, using verilog language.
To Search:
File list (Check if you may need any files):
rc_flt.v
Download