Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: EXP6 Download
 Description: To achieve a stopwatch program Verilog to install Quartus II 6 can be used to see the timing simulation based on
 Downloaders recently: [More information of uploader 周波]
 To Search:
File list (Check if you may need any files):
 

EXP6\clkgen_v.bsf
....\clkgen_v.v
....\cnt10_2.bsf
....\cnt10_2.v
....\cnt6_2.bsf
....\cnt6_2.v
....\miaobiao.asm.rpt
....\miaobiao.bdf
....\miaobiao.cdf
....\miaobiao.done
....\miaobiao.dpf
....\miaobiao.fit.rpt
....\miaobiao.fit.summary
....\miaobiao.flow.rpt
....\miaobiao.map.rpt
....\miaobiao.map.summary
....\miaobiao.pin
....\miaobiao.pof
....\miaobiao.qpf
....\miaobiao.qsf
....\miaobiao.qws
....\miaobiao.tan.rpt
....\miaobiao.tan.summary
....\db\add_sub_aph.tdf
....\..\miaobiao.asm.qmsg
....\..\miaobiao.atom.rvd
....\..\miaobiao.cbx.xml
....\..\miaobiao.cmp.cdb
....\..\miaobiao.cmp.hdb
....\..\miaobiao.cmp.logdb
....\..\miaobiao.cmp.rdb
....\..\miaobiao.cmp.tdb
....\..\miaobiao.cmp0.ddb
....\..\miaobiao.dbp
....\..\miaobiao.db_info
....\..\miaobiao.eco.cdb
....\..\miaobiao.fit.qmsg
....\..\miaobiao.hier_info
....\..\miaobiao.hif
....\..\miaobiao.map.cdb
....\..\miaobiao.map.hdb
....\..\miaobiao.map.logdb
....\..\miaobiao.map.qmsg
....\..\miaobiao.pre_map.cdb
....\..\miaobiao.pre_map.hdb
....\..\miaobiao.psp
....\..\miaobiao.rpp.qmsg
....\..\miaobiao.rtlv.hdb
....\..\miaobiao.rtlv_sg.cdb
....\..\miaobiao.rtlv_sg_swap.cdb
....\..\miaobiao.sgdiff.cdb
....\..\miaobiao.sgdiff.hdb
....\..\miaobiao.sld_design_entry.sci
....\..\miaobiao.sld_design_entry_dsc.sci
....\..\miaobiao.syn_hier_info
....\..\miaobiao.tan.qmsg
....\db
EXP6
    

CodeBus www.codebus.net