Description: Verilog to write full-duplex UART master clock input clk,// this module the input rst// synchronous reset signal input rx// serial receive port output tx,// the serial transmitter port input transmit// send a signal input [7 : 0] tx_byte,// bytes sent output received// show that has received a byte output [7:0] rx_byte// the received byte output is_receiving,// low level when the receiving end in idle state OUTPUT is_transmitting,// low transmission side in the idle state output recv_error// indicate that an error occurred during reception
To Search:
File list (Check if you may need any files):
uart.v
Download