Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: DDS Download
 Description: The DDS sine wave module based on verilog language achieve in cycloneii series FPGA proven frequency stepping 1khz 256 points
 To Search:
File list (Check if you may need any files):
DDS_VOC\clock\altpll0.bsf
.......\.....\altpll0.ppf
.......\.....\altpll0.v
.......\.....\altpll0_bb.v
.......\.....\altpll0_wave0.jpg
.......\.....\altpll0_waveforms.html
.......\.....\clock.asm.rpt
.......\.....\clock.bdf
.......\.....\clock.bsf
.......\.....\clock.done
.......\.....\clock.dpf
.......\.....\clock.fit.rpt
.......\.....\clock.fit.smsg
.......\.....\clock.fit.summary
.......\.....\clock.flow.rpt
.......\.....\clock.map.rpt
.......\.....\clock.map.summary
.......\.....\clock.merge.rpt
.......\.....\clock.pin
.......\.....\clock.pof
.......\.....\clock.qpf
.......\.....\clock.qsf
.......\.....\clock.qws
.......\.....\clock.sim.rpt
.......\.....\clock.sof
.......\.....\clock.tan.rpt
.......\.....\clock.tan.summary
.......\.....\clock.vwf
.......\.....\db\clock.db_info
.......\.....\..\clock.eco.cdb
.......\.....\..\clock.sim.cvwf
.......\.....\..\clock.sld_design_entry.sci
.......\.....\..\wed.wsf
.......\.ompare_2\compare_2.asm.rpt
.......\.........\compare_2.bdf
.......\.........\compare_2.bsf
.......\.........\compare_2.done
.......\.........\compare_2.fit.rpt
.......\.........\compare_2.fit.smsg
.......\.........\compare_2.fit.summary
.......\.........\compare_2.flow.rpt
.......\.........\compare_2.map.rpt
.......\.........\compare_2.map.summary
.......\.........\compare_2.merge.rpt
.......\.........\compare_2.pin
.......\.........\compare_2.pof
.......\.........\compare_2.qpf
.......\.........\compare_2.qsf
.......\.........\compare_2.qws
.......\.........\compare_2.sim.rpt
.......\.........\compare_2.sof
.......\.........\compare_2.tan.rpt
.......\.........\compare_2.tan.summary
.......\.........\compare_2.vwf
.......\.........\compare_2_assignment_defaults.qdf
.......\.........\db\cmpr_kkg.tdf
.......\.........\..\compare_2.asm.qmsg
.......\.........\..\compare_2.asm_labs.ddb
.......\.........\..\compare_2.cbx.xml
.......\.........\..\compare_2.cmp.bpm
.......\.........\..\compare_2.cmp.cdb
.......\.........\..\compare_2.cmp.ecobp
.......\.........\..\compare_2.cmp.hdb
.......\.........\..\compare_2.cmp.logdb
.......\.........\..\compare_2.cmp.rdb
.......\.........\..\compare_2.cmp.tdb
.......\.........\..\compare_2.cmp0.ddb
.......\.........\..\compare_2.cmp_bb.cdb
.......\.........\..\compare_2.cmp_bb.hdb
.......\.........\..\compare_2.cmp_bb.logdb
.......\.........\..\compare_2.cmp_bb.rcf
.......\.........\..\compare_2.dbp
.......\.........\..\compare_2.db_info
.......\.........\..\compare_2.eco.cdb
.......\.........\..\compare_2.eds_overflow
.......\.........\..\compare_2.fit.qmsg
.......\.........\..\compare_2.hier_info
.......\.........\..\compare_2.hif
.......\.........\..\compare_2.map.bpm
.......\.........\..\compare_2.map.cdb
.......\.........\..\compare_2.map.ecobp
.......\.........\..\compare_2.map.hdb
.......\.........\..\compare_2.map.logdb
.......\.........\..\compare_2.map.qmsg
.......\.........\..\compare_2.map_bb.cdb
.......\.........\..\compare_2.map_bb.hdb
.......\.........\..\compare_2.map_bb.logdb
.......\.........\..\compare_2.merge.qmsg
.......\.........\..\compare_2.pre_map.cdb
.......\.........\..\compare_2.pre_map.hdb
.......\.........\..\compare_2.psp
.......\.........\..\compare_2.pss
.......\.........\..\compare_2.rtlv.hdb
.......\.........\..\compare_2.rtlv_sg.cdb
.......\.........\..\compare_2.rtlv_sg_swap.cdb
.......\.........\..\compare_2.sgdiff.cdb
.......\.........\..\compare_2.sgdiff.hdb
.......\.........\..\compare_2.signalprobe.cdb
.......\.........\..\compare_2.sim.cvwf
.......\.........\..\compare_2.sim.hdb
    

CodeBus www.codebus.net