Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: taxi-fee Download
 Description: ① According to the taxi stalls and timing circuits to work together to calculate the costs ② away pricing: Pricing starts at $ 5, when MODE = 0, low profile (the second vehicle traveling 10M per 100m increase 0.1 yuan) MODE = 1, high-speed file (per second traveling by automobile 30M calculation per 100m increase 0.2 yuan) ③ The LCD displays: the first line: DISTANCE (distance) The second line: MONEY for (fare) ④ reset function: the RST high effective realization of the reset The ⑤ clock frequency: 50MHZ clock frequency for seconds.
 Downloaders recently: [More information of uploader chick_crazy]
 To Search:
File list (Check if you may need any files):
distance.v
div.v
LCD.v
    

CodeBus www.codebus.net