Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: serial Download
 Description: The function of this module is to verify the basic serial communication and PC. Need to be installed on a PC with a serial debugging tools to verify the functionality of the program. The program implements a send and receive a 10-bit (ie, no parity bit) serial controller, 10 bit is a start bit, 8 data bits, 1 stop bit. The serial port s baud law determined by the procedures defined in div_par parameters, change the parameters to achieve the appropriate baud rate. The value of the procedures set div_par 0x145, corresponding to the baud rate is 9600. An eight times the baud rate clock to send or receive every bit of the cycle time is divided into eight time slots so that through Letter synchronization.
 Downloaders recently: [More information of uploader sudalijj]
 To Search:
File list (Check if you may need any files):
串口\cmp_state.ini
....\db\add_sub_5ph.tdf
....\..\add_sub_aph.tdf
....\..\serial.db_info
....\..\serial.eco.cdb
....\..\serial.sld_design_entry.sci
....\..\serial_cmp.qrpt
....\serial.asm.rpt
....\serial.cdf
....\serial.done
....\serial.dpf
....\serial.fit.eqn
....\serial.fit.rpt
....\serial.fit.smsg
....\serial.fit.summary
....\serial.flow.rpt
....\serial.map.eqn
....\serial.map.rpt
....\serial.map.summary
....\serial.pin
....\serial.pof
....\serial.qpf
....\serial.qsf
....\serial.qws
....\serial.tan.rpt
....\serial.tan.summary
....\serial.v
....\serial.v.bak
....\serial_assignment_defaults.qdf
....\db
串口
    

CodeBus www.codebus.net