Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: fifo Download
 Description: A synchronous FIFO, the FIFO depth of 16, each storage unit width of 8, asked to produce the FIFO is empty, full, half full, the overflow flag.
 Downloaders recently: [More information of uploader raul_shao]
 To Search:
File list (Check if you may need any files): 
FIFO.v
testbench.v
clock.v

CodeBus www.codebus.net