Description: Asynchronous FIFO Verilog source code, designed to control read and write addresses in order to fill and read empty produce only one flag, the FIFO buffer control
To Search:
File list (Check if you may need any files):
第22章 异步FIFO设计
...................\async_cmp.v
...................\async_fifo.v
...................\dp_ram.v
...................\rptr_empty.v
...................\wptr_full.v
Download