Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: uartverilog Download
 Description: The program is written in Verilog serial transceiver program, with the basic send and receive functions, proven, good for beginners can understand rs232, and Verilog
 Downloaders recently: [More information of uploader 353301451]
 To Search:
File list (Check if you may need any files):
uartverilog\my_uart_rx.v
...........\my_uart_top.asm.rpt
...........\my_uart_top.cdf
...........\my_uart_top.done
...........\my_uart_top.dpf
...........\my_uart_top.fit.rpt
...........\my_uart_top.fit.smsg
...........\my_uart_top.fit.summary
...........\my_uart_top.flow.rpt
...........\my_uart_top.map.rpt
...........\my_uart_top.map.smsg
...........\my_uart_top.map.summary
...........\my_uart_top.pin
...........\my_uart_top.pof
...........\my_uart_top.qpf
...........\my_uart_top.qsf
...........\my_uart_top.qws
...........\my_uart_top.tan.rpt
...........\my_uart_top.tan.summary
...........\my_uart_top.v
...........\my_uart_top_assignment_defaults.qdf
...........\my_uart_tx.v
...........\speed_select.v
...........\db\my_uart_top.db_info
...........\..\my_uart_top.eco.cdb
...........\..\my_uart_top.sld_design_entry.sci
...........\db
uartverilog
    

CodeBus www.codebus.net