Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: error-detection-device Download
 Description: Using the Verilog language programming, implemented on the Quartus ii error detection device, and the result of errors by the microcontroller on the LCD display. The code has some value engineering practice.
 Downloaders recently: [More information of uploader biyuming10507]
 To Search:
File list (Check if you may need any files):
误码检测装置\c.bsf
............\c.v
............\c.v.bak
............\cc.bsf
............\cc.v
............\cc.v.bak
............\db\add_sub_0nh.tdf
............\..\add_sub_1nh.tdf
............\..\add_sub_2nh.tdf
............\..\add_sub_3nh.tdf
............\..\add_sub_cjh.tdf
............\..\add_sub_flh.tdf
............\..\add_sub_jlh.tdf
............\..\logic_util_heursitic.dat
............\..\prev_cmp_w.asm.qmsg
............\..\prev_cmp_w.fit.qmsg
............\..\prev_cmp_w.map.qmsg
............\..\prev_cmp_w.qmsg
............\..\prev_cmp_w.sim.qmsg
............\..\prev_cmp_w.tan.qmsg
............\..\w.db_info
............\..\w.eco.cdb
............\..\w.sim.cvwf
............\..\w.sld_design_entry.sci
............\..\wed.wsf
............\..\w_global_asgn_op.abo
............\f.bsf
............\f.v
............\f.v.bak
............\incremental_db\compiled_partitions\w.root_partition.cmp.atm
............\..............\...................\w.root_partition.cmp.dfp
............\..............\...................\w.root_partition.cmp.hdbx
............\..............\...................\w.root_partition.cmp.kpt
............\..............\...................\w.root_partition.cmp.logdb
............\..............\...................\w.root_partition.cmp.rcf
............\..............\...................\w.root_partition.map.atm
............\..............\...................\w.root_partition.map.dpi
............\..............\...................\w.root_partition.map.hdbx
............\..............\...................\w.root_partition.map.kpt
............\..............\README
............\qq.bsf
............\qq.v
............\rev.bdf
............\rev.bsf
............\serv_req_info.txt
............\t.bsf
............\t.v
............\t.v.bak
............\test.v
............\test.v.bak
............\tt.bsf
............\tt.v
............\tt.v.bak
............\tt.vPreview
............\UART_rec.bsf
............\UART_rec.v
............\UART_send.bsf
............\UART_send.v
............\w.asm.rpt
............\w.bdf
............\w.cdf
............\w.done
............\w.dpf
............\w.fit.rpt
............\w.fit.smsg
............\w.fit.summary
............\w.flow.rpt
............\w.map.rpt
............\w.map.smsg
............\w.map.summary
............\w.pin
............\w.pof
............\w.qpf
............\w.qsf
............\w.qws
............\w.sim.rpt
............\w.sof
............\w.tan.rpt
............\w.tan.summary
............\w.vwf
............\Waveform1.vwf
............\w_assignment_defaults.qdf
............\w_description.txt
............\误码检测装置\c.bsf
............\............\c.v
............\............\c.v.bak
............\............\cc.bsf
............\............\cc.v
............\............\cc.v.bak
............\............\db\prev_cmp_w.asm.qmsg
............\............\..\prev_cmp_w.fit.qmsg
............\............\..\prev_cmp_w.map.qmsg
............\............\..\prev_cmp_w.qmsg
............\............\..\prev_cmp_w.sim.qmsg
............\............\..\prev_cmp_w.tan.qmsg
............\............\..\w.asm.qmsg
............\............\..\w.asm_labs.ddb
............\............\..\w.cbx.xml
............\............\..\w.cmp.bpm
............\............\..\w.cmp.cdb
    

CodeBus www.codebus.net