FPGA设计RAM Verilog源码\FPGA设计RAM verilog 源码\CY7C1021DV33\bidir_io.v
.......................\........................\............\bidir_io.v.bak
.......................\........................\............\db\altsyncram_1pk1.tdf
.......................\........................\............\..\altsyncram_jjf1.tdf
.......................\........................\............\..\altsyncram_nmj1.tdf
.......................\........................\............\..\altsyncram_q9j1.tdf
.......................\........................\............\..\altsyncram_sni1.tdf
.......................\........................\............\..\altsyncram_vca2.tdf
.......................\........................\............\..\decode_b7a.tdf
.......................\........................\............\..\decode_ira.tdf
.......................\........................\............\..\logic_util_heursitic.dat
.......................\........................\............\..\mux_hnb.tdf
.......................\........................\............\..\PLL1_altpll.v
.......................\........................\............\..\pll_altpll.v
.......................\........................\............\..\prev_cmp_top.asm.qmsg
.......................\........................\............\..\prev_cmp_top.fit.qmsg
.......................\........................\............\..\prev_cmp_top.map.qmsg
.......................\........................\............\..\prev_cmp_top.qmsg
.......................\........................\............\..\prev_cmp_top.sta.qmsg
.......................\........................\............\..\top.amm.cdb
.......................\........................\............\..\top.asm.qmsg
.......................\........................\............\..\top.asm.rdb
.......................\........................\............\..\top.asm_labs.ddb
.......................\........................\............\..\top.cbx.xml
.......................\........................\............\..\top.cmp.bpm
.......................\........................\............\..\top.cmp.cdb
.......................\........................\............\..\top.cmp.hdb
.......................\........................\............\..\top.cmp.kpt
.......................\........................\............\..\top.cmp.logdb
.......................\........................\............\..\top.cmp.rdb
.......................\........................\............\..\top.cmp_merge.kpt
.......................\........................\............\..\top.cuda_io_sim_cache.45um_ff_1200mv_0c_fast.hsd
.......................\........................\............\..\top.cuda_io_sim_cache.45um_ss_1200mv_85c_slow.hsd
.......................\........................\............\..\top.db_info
.......................\........................\............\..\top.fit.qmsg
.......................\........................\............\..\top.hier_info
.......................\........................\............\..\top.hif
.......................\........................\............\..\top.idb.cdb
.......................\........................\............\..\top.lpc.html
.......................\........................\............\..\top.lpc.rdb
.......................\........................\............\..\top.lpc.txt
.......................\........................\............\..\top.map.bpm
.......................\........................\............\..\top.map.cdb
.......................\........................\............\..\top.map.hdb
.......................\........................\............\..\top.map.kpt
.......................\........................\............\..\top.map.logdb
.......................\........................\............\..\top.map.qmsg
.......................\........................\............\..\top.map_bb.cdb
.......................\........................\............\..\top.map_bb.hdb
.......................\........................\............\..\top.map_bb.logdb
.......................\.......