Description: Verilog languages ??with single-cycle cpu, implementation instructions are add, addu, addi, addiu, sub, subu, clo, clz, xori, nor, slt, slti, sltu, sltiu, blez, j.
To Search:
File list (Check if you may need any files):
新建文件夹\ALU.v
..........\ALUctr.v
..........\CPU.v
..........\CtrlUnit.v
..........\Extend.v
..........\InstMemory.v
..........\Mux2to1_32.v
..........\Mux2to1_5.v
..........\NPC.v
..........\PCCount.v
..........\Register.v
新建文件夹