Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: ram Download
 Description: 32-byte by 8-bit verilog RAM (triggers and M4K), achieved by LPM RAM
 Downloaders recently: [More information of uploader tongji2001]
 To Search:
  • [FPGA] - Collect and record the new FPGA device t
  • [ep2c5t144] - EP2C5T144 schematic diagram, the minimum
File list (Check if you may need any files):
test9_3\db\prev_cmp_test9_3.map.qmsg
.......\..\prev_cmp_test9_3.qmsg
.......\..\test9_3.cbx.xml
.......\..\test9_3.cmp.rdb
.......\..\test9_3.db_info
.......\..\test9_3.eco.cdb
.......\..\test9_3.map.qmsg
.......\..\test9_3.map_bb.hdb
.......\..\test9_3.sld_design_entry.sci
.......\..\test9_3.tis_db_list.ddb
.......\db
.......\incremental_db\compiled_partitions
.......\..............\README
.......\incremental_db
.......\test9_3.flow.rpt
.......\test9_3.map.rpt
.......\test9_3.map.summary
.......\test9_3.qpf
.......\test9_3.qsf
.......\test9_3.qws
.......\test9_3.v
.......\test9_3.v.bak
test9_3
1\db\prev_cmp_test9_1.map.qmsg
.\..\prev_cmp_test9_1.qmsg
.\..\prev_cmp_test9_1.sim.qmsg
.\..\test9_1.cbx.xml
.\..\test9_1.cmp.rdb
.\..\test9_1.cmp_merge.kpt
.\..\test9_1.db_info
.\..\test9_1.eco.cdb
.\..\test9_1.eds_overflow
.\..\test9_1.fnsim.cdb
.\..\test9_1.fnsim.hdb
.\..\test9_1.fnsim.qmsg
.\..\test9_1.hier_info
.\..\test9_1.hif
.\..\test9_1.lpc.html
.\..\test9_1.lpc.rdb
.\..\test9_1.lpc.txt
.\..\test9_1.map.bpm
.\..\test9_1.map.cdb
.\..\test9_1.map.ecobp
.\..\test9_1.map.hdb
.\..\test9_1.map.kpt
.\..\test9_1.map.logdb
.\..\test9_1.map.qmsg
.\..\test9_1.map_bb.cdb
.\..\test9_1.map_bb.hdb
.\..\test9_1.map_bb.logdb
.\..\test9_1.pre_map.cdb
.\..\test9_1.pre_map.hdb
.\..\test9_1.rtlv.hdb
.\..\test9_1.rtlv_sg.cdb
.\..\test9_1.rtlv_sg_swap.cdb
.\..\test9_1.sgdiff.cdb
.\..\test9_1.sgdiff.hdb
.\..\test9_1.sim.cvwf
.\..\test9_1.sim.hdb
.\..\test9_1.sim.qmsg
.\..\test9_1.sim.rdb
.\..\test9_1.simfam
.\..\test9_1.sld_design_entry.sci
.\..\test9_1.sld_design_entry_dsc.sci
.\..\test9_1.syn_hier_info
.\..\test9_1.tis_db_list.ddb
.\..\test9_1.tmw_info
.\..\wed.wsf
.\db
.\incremental_db\compiled_partitions\test9_1.root_partition.map.atm
.\..............\...................\test9_1.root_partition.map.dpi
.\..............\...................\test9_1.root_partition.map.hdbx
.\..............\...................\test9_1.root_partition.map.kpt
.\..............\compiled_partitions
.\..............\README
.\incremental_db
.\test9_1.done
.\test9_1.flow.rpt
.\test9_1.map.rpt
.\test9_1.map.smsg
.\test9_1.map.summary
.\test9_1.qpf
.\test9_1.qsf
.\test9_1.qws
.\test9_1.sim.rpt
.\test9_1.v
.\test9_1.v.bak
.\test9_1.vwf
1
test9_2\db\prev_cmp_test9_2.map.qmsg
.......\..\prev_cmp_test9_2.qmsg
.......\..\test9_2.cbx.xml
.......\..\test9_2.cmp.rdb
.......\..\test9_2.db_info
.......\..\test9_2.eco.cdb
.......\..\test9_2.hier_info
.......\..\test9_2.hif
.......\..\test9_2.lpc.html
.......\..\test9_2.lpc.rdb
.......\..\test9_2.lpc.txt
    

CodeBus www.codebus.net