Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: 32bitcpu Download
 Description: Written by 32-bit CPU verilog source code, assembly language can be achieved through the addition, subtraction and other operations right left. And through the Lookahead algorithm improve the efficiency, significant savings in computing time. ASC process can be simulated by its internal circuit. Code, process documents, readme in the folder
 Downloaders recently: [More information of uploader pengpcny]
 To Search:
File list (Check if you may need any files):
lookahead\cell.rep
.........\code.hex
.........\command.log
.........\compile_bgx.scr
.........\compile_dc.scr
.........\cpu32.conn.rpt
.........\cpu32.cts_trace
.........\cpu32.db
.........\cpu32.geom.rpt
.........\cpu32.sdc
.........\cpu32.v
.........\cpu32.vh
.........\cpu32_test.v
.........\cts.rguide
.........\encounter.cmd
.........\encounter.cmd1
.........\encounter.cmd2
.........\encounter.conf
.........\encounter.cts
.........\encounter.io
.........\encounter.log
.........\encounter.log1
.........\encounter.log2
.........\encounter.log3
.........\encounter.tcl
.........\filenames.log
.........\final.dspf
.........\final.gds2
.........\final.v
.........\gds2_encounter.map
.........\gds2_icfb.map
.........\gds2_seultra.map
.........\ipo1.txt
.........\ipo2.txt
.........\magic\AND2X1.ext
.........\.....\AND2X1.mag
.........\.....\AND2X2.ext
.........\.....\AND2X2.mag
.........\.....\AOI21X1.ext
.........\.....\AOI21X1.mag
.........\.....\AOI22X1.ext
.........\.....\AOI22X1.mag
.........\.....\BUFX2.ext
.........\.....\BUFX2.mag
.........\.....\BUFX4.ext
.........\.....\BUFX4.mag
.........\.....\CLKBUF1.mag
.........\.....\CLKBUF2.mag
.........\.....\CLKBUF3.mag
.........\.....\cpu32.al
.........\.....\cpu32.ext
.........\.....\cpu32.mag
.........\.....\cpu32.nodes
.........\.....\cpu32.sim
.........\.....\cpu32_noRC.sim
.........\.....\cpu32_VIA0.ext
.........\.....\cpu32_VIA0.mag
.........\.....\cpu32_VIA1.ext
.........\.....\cpu32_VIA1.mag
.........\.....\DFFNEGX1.mag
.........\.....\DFFPOSX1.ext
.........\.....\DFFPOSX1.mag
.........\.....\DFFSR.mag
.........\.....\FAX1.mag
.........\.....\FILL.ext
.........\.....\FILL.mag
.........\.....\HAX1.mag
.........\.....\INVX1.mag
.........\.....\INVX2.ext
.........\.....\INVX2.mag
.........\.....\INVX4.ext
.........\.....\INVX4.mag
.........\.....\INVX8.ext
.........\.....\INVX8.mag
.........\.....\LATCH.mag
.........\.....\M2_M1.ext
.........\.....\M2_M1.mag
.........\.....\M3_M2.ext
.........\.....\M3_M2.mag
.........\.....\magic.log
.........\.....\MUX2X1.ext
.........\.....\MUX2X1.mag
.........\.....\NAND2X1.ext
.........\.....\NAND2X1.mag
.........\.....\NAND3X1.ext
.........\.....\NAND3X1.mag
.........\.....\NOR2X1.ext
.........\.....\NOR2X1.mag
.........\.....\NOR3X1.mag
.........\.....\OAI21X1.ext
.........\.....\OAI21X1.mag
.........\.....\OAI22X1.ext
.........\.....\OAI22X1.mag
.........\.....\OR2X1.mag
.........\.....\OR2X2.mag
.........\.....\osu_stdcells_pads.mag
.........\.....\PADFC.mag
.........\.....\PADGND.mag
.........\.....\PADINC.mag
.........\.....\PADINOUT.mag
    

CodeBus www.codebus.net